- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45393 > MSM82C55A-2VJS (LAPIS SEMICONDUCTOR CO LTD) 24 I/O, PIA-GENERAL PURPOSE, PQCC44 PDF資料下載
參數(shù)資料
| 型號： | MSM82C55A-2VJS |
| 廠商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 24 I/O, PIA-GENERAL PURPOSE, PQCC44 |
| 封裝： | 0.650 INCH, 1.27 MM PITCH, PLASTIC, QFJ-44 |
| 文件頁數(shù)： | 9/27頁 |
| 文件大?。?/td> | 207K |
| 代理商： | MSM82C55A-2VJS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
16/26
Semiconductor
MSM82C55A-2RS/GS/VJS
(b) When group A is mode 1 input and group B is mode 1 output.
0
1
1/0
1
0
1
D7
D6
D5
D4
D3
D2
D1
D0
Selection of I/O of PC6 and PC7
when not defined as a control pin.
STBA
IBFA
INTRA
I/O
PC4
PC5
PC3
PC6, PC7
PA7 - PA0
Group A: Mode 1 Input
Group B: Mode 1 Output
OBFB
ACKB
INTRB
PC1
PC2
PC0
PB7 - PB0
8
RD
2
1 = Input
0 = Output
8
2
WR
3. Mode 2 (Strobe bidirectional bus I/O operation)
In mode 2, it is possible to transfer data in 2 directions through a single 8-bit port. This
operation is akin to a combination between input and output operations. Port C waits for
the control signal in this case, too. Mode 2 is available only for group A, however.
Next, a description is made on mode 2.
OBF (Output buffer full flag output)
This signal when turned to low level indicates that data has been written to the internal
output latch upon receipt of the WR signal from the CPU. At this time, port A is still in the
high impedance status and the data is not yet output to the outside. This signal turns to low
level at the rising edge of the WR and high level at the falling edge of the ACK.
ACK (Acknowledge input)
When a low level signal is input to this pin, the high impedance status of port A is cleared,
the buffer is enabled, and the data written to the internal output latch is output to port A.
When the input returns to high level, port A is made into the high impedance status.
STB (Strobe input)
When this signal turns to low level, the data output to the port from the pin is fetched into
the internal input latch. The data is output to the data bus upon receipt of the RD signal from
the CPU, but it remains in the high impedance status until then.
IBF (Input buffer full flag output)
This signal when turned to high level indicates that data from the pin has been fetched into
the input latch. This signal turns to high level at the falling edge of the STB and low level
at the rising edge of the RD.
相關PDF資料 |
PDF描述 |
|---|---|
| MSM82C59A-2GS-K | 80C85AH; 80C86A; 80C88A COMPATIBLE, INTERRUPT CONTROLLER, PDSO32 |
| MSM82C84A-2GS-K | 8 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24 |
| MSM82C84A-2JS | OTHER CLOCK GENERATOR, PQCC20 |
| MSM83C154-XXJS | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44 |
| MSM83C154-1-XXJS | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM82C55A-2VJSDR1 | 制造商:ROHM Semiconductor 功能描述: |
| MSM82C59A-2GS | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:PROGRAMMABLE INTERRUPT CONTROLLER |
| MSM82C59A-2GS-K | 制造商:ROHM Semiconductor 功能描述: |
| MSM82C59A-2JS | 制造商:ROHM Semiconductor 功能描述: |
| MSM82C59A-2JSDR1 | 制造商:ROHM Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。