參數(shù)資料
型號(hào)： MT48V8M16LFB4-8XT
元件分類： DRAM
英文描述： 8M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
封裝： 8 X 8 MM, LEAD FREE, VFBGA-54
文件頁數(shù)： 2/69頁
文件大?。?/td> 6213K
代理商： MT48V8M16LFB4-8XT
128Mb: x16, x32
MOBILE SDRAM
09005aef8071a76b
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128Mbx16x32Mobile_2.fm - Rev. G (DRAFT) 7/04 EN
10
2001 Micron Technology, Inc. All rights reserved.
Table 4:
Ball Descriptions: 90-Ball VFBGA
90-BALL FBGA
SYMBOL
TYPE
DESCRIPTION
J1
CLK
Input
Clock: CLK is driven by the system clock. All SDRAM input signals are
sampled on the positive edge of CLK. CLK also increments the internal
burst counter and controls the output registers.
J2
CKE
Input
Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal.
Deactivating the clock provides PRECHARGE POWER-DOWN and SELF
REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in
any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is
synchronous except after the device enters power-down and self refresh
modes, where CKE becomes asynchronous until after exiting the same
mode. The input buffers, including CLK, are disabled during power-down
and self refresh modes, providing low standby power. CKE may be tied
HIGH.
J8
CS#
Input
Chip Select: CS# enables (registered LOW) and disables (registered HIGH)
the command decoder. All commands are masked when CS# is registered
HIGH. CS# provides for external bank selection on systems with multiple
banks. CS# is considered part of the command code.
J9, K7, K8
RAS#, CAS#,
WE#
Input
Command Inputs: RAS#, CAS#, and WE# (along with CS#) define the
command being entered.
K9, K1, F8, F2
DQM0–3
Input
Input/Output Mask: DQM is sampled HIGH and is an input mask signal for
write accesses and an output enable signal for read accesses. Input data is
masked during a WRITE cycle. The output buffers are placed in a High-Z
state (two-clock latency) when during a READ cycle. DQM0 corresponds to
DQ0–DQ7, DQM1 corresponds to DQ8–DQ15, DQM2 corresponds to
DQ16–DQ23 and DQM3 corresponds to DQ24–DQ31. DQM0-3 are
considered same state when referenced as DQM.
J7, H8
BA0, BA1
Input
Bank Address Input(s): BA0 and BA1 define to which bank the ACTIVE,
READ, WRITE or PRECHARGE command is being applied. These pins also
provide the op-code during a LOAD MODE REGISTER command
G8, G9, F7, F3, G1, G2,
G3, H1, H2, J3, G7, H9
A0–A5
A6-A11
Input
Address Inputs: A0–A11 are sampled during the ACTIVE command (row-
address A0–A11) and READ/WRITE command (column-address A0–A7;
with A10 defining auto precharge) to select one location out of the
memory array in the respective bank. A10 is sampled during a
PRECHARGE command to determine if all banks are to be precharged
(A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also
provide the op-code during a LOAD MODE REGISTER command.
R8, N7, R9, N8, P9, M8,
M7, L8, L2, M3, M2, P1,
N2, R1, N3, R2, E8, D7,
D8, B9, C8, A9, C7, A8,
A2, C3, A1, C2, B1, D2,
D3, E2
DQ0–DQ5
DQ6-DQ11
DQ12-DQ17
DQ18-DQ23
DQ24-DQ29
DQ30-DQ31
I/O
Data Input/Output: Data bus
E3, E7, H3, H7, K2, K3
NC
–
No Connect: These pins should be left unconnected. H3 is a no connect for
this part but may be used as A12 in future designs.
B2, B7, C9, D9, E1,
L1, M9, N9, P2, P7
VDDQ
Supply DQ Power: Isolated DQ power on the die to improve noise immunity.
B8, B3, C1, D1, E9,
L9, M1, N1, P3, P8
VSSQ
Supply DQ Ground: Isolated DQ power on the die to improve noise immunity.
A7, F9, L7, R7
VDD
Supply Power Supply: Voltage dependant on option.
A3, F1, L3, R3
VSS
Supply Ground.
相關(guān)PDF資料
PDF描述
MT48LC4M32LFB5-10ES:G 4M X 32 SYNCHRONOUS DRAM, 7 ns, PBGA90
MT48V4M32TG-8XT 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54
MT48LC8M8A2TG-8EL:GIT 8M X 8 SYNCHRONOUS DRAM, 6 ns, PDSO54
MT4JSF6464HIY-80BXX 64M X 64 DDR DRAM MODULE, ZMA204
MT4JSF6464HY-1G4XX 64M X 64 DDR DRAM MODULE, ZMA204
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48V8M16LFF4-8 XT 制造商:Micron Technology Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*