- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69040 > MT8952BPR (ZARLINK SEMICONDUCTOR INC) 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PQCC28 PDF資料下載
參數(shù)資料
| 型號(hào)： | MT8952BPR |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PQCC28 |
| 封裝： | PLASTIC, MS-018AB, LCC-28 |
| 文件頁數(shù)： | 21/32頁 |
| 文件大小： | 602K |
| 代理商： | MT8952BPR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
MT8952B
Data Sheet
28
Zarlink Semiconductor Inc.
Timing is over recommended temperature & power supply voltages (VDD=5V±5%, VSS=0V, TA=–40 to 85°C).
Typical figures are at 25
°C and are for design aid only: not guaranteed and not subject to production testing.
Figure 25 - Serial Port Input and Output in ST-BUS Format (Internal Timing Mode)
Note:
1. Channels 0 to 4 can only be active on CDSTi and CDSTo in the Internal Timing Mode.
2. Clock input CKi can be either of the ST-BUS clocks C2i (2.048MHz) or C4i (4.096 MHz) in the Internal Timing Mode.
3. The Frame Pulse set up and hold time measurements are to be referenced from the falling edge of C4i or the rising edge of C2i depending on the clock
selected.
Figure 26 - Test Load Circuits
Note: Active Low to High impedance times are measured from the disabling signal edge to the time when Vout has increased by 0.5 volts. Active High to High impedance
times are measured from the disabling signal edge to the time when Vout has decreased by 0.5 volts.
6
CDSTi hold time
tSTiH
65
ns
7
C2i clock period
tC2i
400
ns
8C4i clock period
tC4i
200
ns
AC Electrical Characteristics - Serial Port in Internal Timing Mode - (Figure 25)
Voltages are with respect to ground (VSS) unless otherwise stated.
Characteristics
Sym.
Min.
Typ.
Max.
Units
Test Conditions
F0i
CKi
(C4i)
CKi
(C2i)
CDSTo
CDSTi
tF0iW
tF0iH
tC4i
tF0iS
tC2i
tSToZL
tSToZH
HIGH IMPEDANCE
Ch. 0
Bit 7
Ch. 0
Bit 6
Ch. 0
Bit 5
tSTiH
tSTiS
Ch. 31
Bit 0
Ch. 0
Bit 7
Ch. 0
Bit 6
Ch. 0
Bit 5
From
output
under test
Test
point
CL
Test load circuit- 1
VDD
RL=1k
Test
point
From
output
under test
Test load circuit- 2
Test load circuit - 3
From
output
under test
CL
Test
point
S1
VDD
VSS
RL=1k
Note: S1 is in position A
when measuring tPLZ
and in position B when
measuring tPHZ. See
note below.
CL= 200 pF for
on Data Bus
150 pF for
measurements
on CDSTo
50 pF for
others
measurements
A
B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT8952BP1 | 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PQCC28 |
| MTA41110/P | SPECIALTY MICROPROCESSOR CIRCUIT, PDIP18 |
| MTA41110/SO | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO18 |
| MTR80C186-12 | 16-BIT, 12.5 MHz, MICROPROCESSOR, CQCC68 |
| MTA80C186-10 | 16-BIT, 10 MHz, MICROPROCESSOR, CPGA68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT8952BPR1 | 制造商:Microsemi Corporation 功能描述:PB FREE HDLC CONTROLLER, PLCC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE HDLC CONTROLLER, PLCC - Tape and Reel |
| MT8952BS | 制造商:Microsemi Corporation 功能描述: |
| MT8952BS1 | 制造商:Microsemi Corporation 功能描述:PB FREE HDLC PROTOCOL CONTROLLER - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE HDLC PROTOCOL CONTROLLER |
| MT8960 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Integrated PCM Filter Codec |
| MT8960AE | 制造商:ZARLINK 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。