參數(shù)資料
型號(hào): MT8986
廠商: Mitel Networks Corporation
英文描述: Multiple Rate Digital Switch(多速率數(shù)字開(kāi)關(guān))
中文描述: 多速率數(shù)字交換機(jī)(多速率數(shù)字開(kāi)關(guān))
文件頁(yè)數(shù): 19/42頁(yè)
文件大?。?/td> 249K
代理商: MT8986
MT8986
2-81
Stream Pair Selection Register - Read/Write (ONLY PROVIDED IN THE 44 PIN PACKAGES)
Figure 7 - Stream Pair Selection (SPS) Register
x=Don’t care
Frame Input Offset Register - Read/Write
Figure 8 - Frame Input Offset (FIO) Register
x=Don’t care
BIT
5-3
NAME
SPA2-0
DESCRIPTION
Stream Pair A selection
. These three bits define which pair of streams are going to be
connected to the switch matrix, together with the permanently connected streams
STi0-1 / STo0-1.
SPA2
SPA1
SPA0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Stream Pair B selection
. These three bits define which pair of streams are going to be
connected to the switch matrix, together with the permanently connected streams
STi0-1 / STo0-1.
SPB2
SPB1
SPB0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Stream Pair A Connected
STi2 / STo2
STi3 / STo3
STi4 / STo4
STi5 / STo5
STi6 / STo6
STi7 / STo7
STi8 / STo8
STi9 / STo9
2-0
SPB2-0
Stream Pair B Connected
STi2 / STo2
STi3 / STo3
STi4 / STo4
STi5 / STo5
STi6 / STo6
STi7 / STo7
STi8 / STo8
STi9 / STo9
These bits are only used when the Switching Configuration bits enable stream pair selection capability (SCB 1-0 =10) and the Input Data Rate
Selection bits enable 2 Mb/s operation (IDR-0 = 00). In all other modes, the contents of this register are ignored.
BIT
7-5
NAME
OFB2-0
DESCRIPTION
Offset Bits 2-0
. These three bits define the time it takes the Serial Interface receiver to
recognize and store the first bit of the serial input streams; i.e., to start assuming a new
internal frame. The input frame offset can be selected to be up to 4 CK clock periods from
the time when frame pulse input signal is applied to the FR input.
OFB2
OFB1
OFB0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
If frame input offset operation is not required, this register should be cleared by the CPU during system initialization.
Number of Clock Periods
Normal Operation. No bit offsetting.
1
2
3
4
Reserved
Reserved
Reserved
X
X
SPA2
SPA1
SPA0
SPB2
SPB1
SPB0
7
6
5
4
3
2
1
0
OFB2
OFB1
OFB0
X
X
X
X
X
7
6
5
4
3
2
1
0
相關(guān)PDF資料
PDF描述
MT8992BC Digital Telephone with HDLC
MT8993BC Digital Telephone with HDLC
MT89L80 Digital Switch(數(shù)字開(kāi)關(guān))
MT89L85 Enhanced Digital Switch(加強(qiáng)型數(shù)字開(kāi)關(guān))
MT89L85 CMOS ST-BUS⑩ FAMILY Enhanced Digital Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT8986AC 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS ST-BUS⑩ FAMILY Multiple Rate Digital Switch
MT8986AE 制造商:Microsemi Corporation 功能描述:
MT8986AE1 制造商:Microsemi Corporation 功能描述:PB FREE MULTIPLE RATE DIGITAL SWITCH 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 40P - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM/TSI SWITCH 512X256 40PDIP 制造商:Microsemi Corporation 功能描述:IC TDM/TSI SWITCH 512X256 40PDIP
MT8986AL 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 44M - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 44M - Trays
MT8986AL1 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 44M - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 44M - Trays