- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90733AP (Mitel Networks Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | MT90733AP |
| 廠商： | Mitel Networks Corporation |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 4/8頁 |
| 文件大?。?/td> | 52K |
| 代理商： | MT90733AP |
MT90733
CMOS
Advance Information
5-26
Note: I = Input; O = Output; P = Power
Note: I = Input; O = Output; P = Power
Note: I = Input; O = Output; P = Power
Transmit Reference Generator Interfac
e
Pin #
Name
I/O/P
Description
45
TDOUT
O
Transmit Reference Generator Data Output.
A DS3 frame is provided on
this signal lead with only the appropriate M and F bits. All other bits in the
frame are held active low.
46
TCG
O
Transmit Reference Generator Clock Gap Signal.
An active low, one clock
cycle wide (TCOUT) output signal that is synchronous with bit 1 in each 85-bit
group (56 overhead bits) in the DS3 frame.
47
TFOUT
O
Transmit Reference Generator Framing Pulse.
An active low, one clock
cycle wide (TCOUT) output pulse that is synchronous with bit 1 in the DS3
frame.
48
TCOUT
O
Transmit Reference Generator Clock Out.
Clock signal that is derived from
the transmit reference generator clock input (TCIN).
52
TCIN
I
Transmit Reference Generator Clock In.
A 44.736 Mbit/s clock with a stabil-
ity of
±
20 ppm and a duty cycle of 50
±
10%.
Receive C-Bit Interface
Pin #
Name
I/O/P
Description
30
CRDCC
O
C-Bit Receive Data Link Clock.
A gapped clock provided for clocking in the
three data link bits (C13, C14, and C15) into external circuitry from the serial
data (CRD).
35
CRF
O
C-Bit Receive Framing Pulse.
Provides a time base reference for clocking in
the C-bits in a DS3 frame.
36
CRCK
O
C-Bit Receive Clock.
A gapped clock which clocks C-bit data out of the DS3F
on positive transitions.
37
CRD
O
C-Bit Receive Data.
Serial interface for receiving the selected C-bits in the C-
bit parity mode.
Transmit C-Bit Interface
Pin #
Name
I/O/P
Description
28
CXD
I
C-Bit Transmit Data.
Serial interface for transmitting the selected C-bits in the
C-bit parity mode.
64
CXDCC
O
C-Bit Transmit Data Link Clock.
A gapped clock provided for clocking the
three data link bits (C13, C14, and C15).
65
CXF
O
C-Bit Transmit Framing Pulse.
Identifies the location of the first C-bit in the
DS3 frame.
68
CXCK
O
C-Bit Transmit Clock.
A gapped clock which clocks the external C-bit serial
data into the DS3F on positive transitions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9074 | T1/E1/J1 Single Chip Transceiver |
| MT9074AL | T1/E1/J1 Single Chip Transceiver |
| MT9074AP | T1/E1/J1 Single Chip Transceiver |
| MT9074 | T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器) |
| MT9075B | E1 Single Chip Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9074 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver |
| MT9074_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver |
| MT9074AL | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays |
| MT9074AL1 | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays |
| MT9074AP | 制造商:Microsemi Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。