- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9075 (Mitel Networks Corporation) E1 Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號： | MT9075 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | E1 Single Chip Transceiver |
| 中文描述： | 素E1單芯片收發(fā)器 |
| 文件頁數(shù)： | 10/78頁 |
| 文件大?。?/td> | 1008K |
| 代理商： | MT9075 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
MT9075A
Preliminary Information
4-138
Figure 7 - Crystal Oscillator Circuit
Jitter Attenuator (JA)
The MT9075A Jitter Attenuator (JA), which consists
of a Phase Locked Loop (PLL) and data FIFO, can
be used on either the transmit or receive side of the
interface.
On the transmit side the C4b signal clocks the data
into the FIFO, the PLL de-jitters the C4b clock and
the resulting clean C4b signal clocks the data out of
the FIFO.
When the JA is selected on the receive side, the
extracted clock signal clocks the data into the FIFO.
The same clock feeds the PLL and the resulting de-
jittered clock is used to clock the data out of the
FIFO.
The JA meets the jitter transfer characteristics as
proposed
by
G.823
recommendations as shown in Figure 8. The JA
FIFO depth can be selected to be from 16 to 128
words deep, in multiples of 16 (2-bit) words. Its read
pointer can be centered by changing the JFC bit
(address 18H of page 02H) to provide maximum jitter
tolerance. If the read pointer should come within 4
bits of either end of the FIFO, the read clock
frequency will be increased or decreased by 0.0625
UI to correct the situation. The maximum time
needed to centre is T
max
= 3904
Depth ns, where
Depth is the selected JA FIFO depth. During this
time the JA will not attenuate jitter.
and
the
relevant
To ensure normal operation, the JA FIFO depth
should be set in software to be larger than the
anticipated maximum UI of input jitter.
Clock Jitter Attenuation Modes
MT9075A has three basic jitter attenuation modes of
operation, selected by the BS/LS and BL/FR control
pins.
System Bus Synchronous Mode.
Line Synchronous Mode.
Free-run mode.
MT9075A
OSC1
OSC2
20MHz
1M
56pF
39pF
1
μ
H*
100
Note: the 1
μ
H inductor is optional
Figure 8 - Typical Jitter Attenuation Curve
-19.5
dB
0.5
0
J
10
40
400
10K
-20 dB/decade
Frequency (Hz)
相關PDF資料 |
PDF描述 |
|---|---|
| MT9075A | E1 Single Chip Transceiver |
| MT9075AL | E1 Single Chip Transceiver |
| MT9075AP | E1 Single Chip Transceiver |
| MT9075BL | E1 Single Chip Transceiver |
| MT9075BP | E1 Single Chip Transceiver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT9075A | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:E1 Single Chip Transceiver |
| MT9075AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:E1 Single Chip Transceiver |
| MT9075AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:E1 Single Chip Transceiver |
| MT9075B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:E1 Single Chip Transceiver |
| MT9075B-1 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:E1 Single Chip Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。