參數(shù)資料
型號(hào)： MT9196
廠商： Mitel Networks Corporation
英文描述： Integrated Digital Phone Circuit (IDPC)(集成數(shù)字電話電路)
中文描述： 綜合數(shù)字電話電路（前列腺偶發(fā)癌）（集成數(shù)字電話電路）
文件頁(yè)數(shù)： 16/43頁(yè)
文件大?。?/td> 278K
代理商： MT9196
MT9196
7-150
Sidetone
A voice sidetone path provides proportional transmit
signal summing into the receive handset transducer
driver. Details are provided in the Filter/CODEC
section.
Watchdog
To maintain program integrity an on-chip watchdog
timer
is
provided
for
microcontroller reset pin. The watchdog output WD
goes high while the IDPC is held in reset via PWRST.
Release of PWRST will cause WD to return low
immediately and will also start the watchdog timer.
The watchdog timer is clocked on the falling edge of
STB/F0i and requires only this input, along with V
DD
,
for operation. Note that in SSI mode, if STB
disappears the watchdog will stop clocking. This will
not harm processor operation but there is no longer
any protection provided.
connection
to
the
register (address 11h) after PWRST is released, but
before the timeout period (T=512 mSec) expires, a
reset of the timer results and WD will remain low.
Thereafter, if the reset word is loaded correctly at
intervals less than 'T' then WD will continue low. The
first break from this routine, in which the watchdog
register is not written to within the correct interval or
it is written to with incorrect data, will result in a high
going WD output after the current interval 'T' expires.
WD will then toggle at this rate until the watchdog
register is again written to correctly.
5-BIT WATCHDOG RESET WORD
x=don’t care
Power-up/down & PWRST/Software Reset
While the IDPC is held in PWRST no device control
or functionality is possible. While in software reset
(RST=1, address 0Fh) only the microport and
watchdog are functional. Software reset can only be
removed by writing RST logic low or by the PWRST
pin.
After Power-up reset (PWRST) or software reset
(RST) all control bits assume their default states;
μ
-Law functionality, usually 0 dB programmable
gains and all sections of IDPC, except the microport
and watchdog, into powered down states. This is the
low power, stand-by condition. This includes:
±
The receive output drive transducers. All
transducer output drivers are powered down
forcing the output signals into tri-state. Output
drivers (handset, handsfree-speaker, AUXout)
are powered up/down individually as required
by the state of the programmed bits in the
Receive Path Control Register (address 13h)
±
The transmit and receive filters and CODEC. All
clocks for this circuit block are disabled. The
complete section is automatically powered up
as required by the programmed bits in the
Transmit and Receive Path Control registers
(addresses 12h and 13h). Whenever all path
control selections are off this section is
powered down. The CODEC and transmit/
receive
filters
cannot
individually.
be
powered
up
±
The VRef and VBias circuits. Reference and
Bias voltage drivers are tri-stated during power
down causing the voltage at the pins to float.
This circuit block is automatically powered up/
down as it is required by either the Filter/
CODEC or the transducer driver circuits.
Whenever all path control selections are off this
section is powered down. If the AUXin path to
(any combination of the) output transducer
drivers is selected then the VRef/VBias circuit
is powered up but the Filter/CODEC circuit is
not.
±
The FDI and oscillator circuits. After PWRST,
the device assumes SSI operation with Dout tri-
stated while there is no strobe active on STB. If
a valid strobe is supplied to STB, then Dout will
be active, during the defined channel, supplying
quiet code as defined in Table 1. If the device is
switched
to
ST-BUS
PWRST, the entire Dout stream will be tri-stated
until an active transmit channel is programmed.
As well, following PWRST, the oscillator circuit
is disabled and all timing for the IDPC functional
blocks is halted. A clock signal applied to the
MCL pin is prevented from entering further into
the IDPC when the Asynch/Synch bit is logic
“1”.
operation
following
To power up the FDI and oscillator circuits the
PD bit of Control Register 1 (address 0Eh) must
be cleared.
To attain complete power-down from a normal
operating condition, write all “0s” to the
Transmit and Receive Path Control Registers
(address 12h and 13h), set PD to logic 1 at
address 0Eh, and Asynch/Synch to logic 1 at
address 10h.
B7
B6
B5
B4
B3
B2
B1
B0
X
X
X
0
1
0
1
0
相關(guān)PDF資料
PDF描述
MT91L60 3 Volt Multi-Featured Codec (MFC)(3V 多特性編解碼器)
MT91L61 3 Volt Multi-Featured Codec (MFC)(3V 多特性編解碼器)
MT91L61 ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
MT91L61AE ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
MT91L61AN ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9196AE 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PDIP - Rail/Tube
MT9196AE1 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PDIP - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 28PDIP 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 28PDIP
MT9196AP 制造商:Microsemi Corporation 功能描述:
MT9196AP1 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 28PLCC 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 28PLCC
MT9196APR 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Integrated Digital Phone Circuit (IDPC)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*