參數(shù)資料
型號(hào)： MT9300BL
廠(chǎng)商： ZARLINK SEMICONDUCTOR INC
元件分類(lèi)： 數(shù)字傳輸電路
英文描述： Multi-Channel Voice Echo Canceller
中文描述： DATACOM, ISDN ECHO CANCELLER, PQFP160
封裝： MQFP-160
文件頁(yè)數(shù)： 20/39頁(yè)
文件大?。?/td> 629K
代理商： MT9300BL
MT9300B
Data Sheet
20
Zarlink Semiconductor Inc.
Register Descriptions
Bit
Name
Description
7
Reset
When high, the power-up initialization is executed which presets all register bits
including this bit and clears the Adaptive Filter coefficients.
6
INJDis
When high, the noise injection process is disabled. When low noise injection is
enabled.
5
BBM
When high the Back to Back configuration is enabled.
When low the Normal configuration is enabled.
Note: Do not enable Extended-Delay and BBM configurations at the same time.
Always set
both
BBM bits of the two echo cancellers (Control Register A1 and
Control Register B1) of the same group to the same logic value to avoid conflict.
4
PAD
When high, 12 dB of attenuation is inserted into the Rin to Rout path.
When low the Rin to Rout path gain is 0 dB.
3
Bypass
When high, Sin data is by-passed to Sout and Rin data is by-passed to Rout. The
Adaptive Filter coefficients are set to zero and the filter adaptation is stopped.
When low, output data on both Sout and Rout is a function of the echo canceller
algorithm.
2
AdpDis
When high, echo canceller adaptation is disabled. The MT9300B cancels echo.
When low, the echo canceller dynamically adapts to the echo path characteristics.
1
0 or 1
Bits marked as “1” or “0” are reserved bits and should be written as indicated.
0
ExtDl
or
0
When high, Echo Cancellers A and B of the same group are internally cascaded into
one 128 ms echo canceller.
When low, Echo Cancellers A and B of the same group operate independently.
Note: Do not enable both Extended-Delay and BBM configurations at the same time.
Control Register B1 bit-0 is a reserved bit and should be written “0”.
Echo Canceller A, Control Register A1
Read/Write Address:
00
H
+ Base Address
0
AdpDis
Bypass
PAD
BBM
INJDis
Reset
7
6
5
4
3
2
1
0
ExtDl
Echo Canceller B, Control Register B1
Read/Write Address:
20
H
+ Base Address
1
AdpDis
Bypass
PAD
BBM
INJDis
Reset
7
6
5
4
3
2
1
0
0
Reset Value:
00
H
Reset Value:
02
H
相關(guān)PDF資料
PDF描述
MT9300BV Multi-Channel Voice Echo Canceller
MT9315 CMOS Acoustic Echo Canceller
MT933 3.3V 10/100 Fast Ethernet Transceiver to MII
MT933CG 3.3V 10/100 Fast Ethernet Transceiver to MII
MT933TP1N 3.3V 10/100 Fast Ethernet Transceiver to MII
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9300BV 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel Voice Echo Canceller
MT9315 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller
MT9315AE 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller
MT9315AP 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller
MT933 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:3.3V 10/100 Fast Ethernet Transceiver to MII
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*