- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359243 > MVTX2803 (Zarlink Semiconductor Inc.) Unmanaged 8-Port 1000 Mbps Ethernet Switch PDF資料下載
參數(shù)資料
| 型號(hào)： | MVTX2803 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Unmanaged 8-Port 1000 Mbps Ethernet Switch |
| 中文描述： | 非托管8端口1000 Mbps以太網(wǎng)交換機(jī) |
| 文件頁(yè)數(shù)： | 12/127頁(yè) |
| 文件大?。?/td> | 1706K |
| 代理商： | MVTX2803 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
MVTX2803
Data Sheet
12
Zarlink Semiconductor Inc.
1.0 Block Functionality
1.1 Frame Data Buffer (FDB) Interfaces
The FDB interface supports pipelined ZBT-SRAM memory at 133 MHz. To ensure a non-blocking switch, two
memory domains are required. Each domain has a 64-bit wide memory bus. At 133 MHz, the aggregate
memory bandwidth is 17 Gbps, which is enough to support 8 Gigabit ports at full wire speed switching. A patent
pending scheme is used to access the FDB memory. Each slot has one tick to read or write 8 bytes.
1.2 Switch Database (SDB) Interface
A pipelined synchronous burst SRAM (SBRAM) memory is used to store the switch database information
including MAC Table. Search Engine accesses the switch database via SDB interface. The SDB bus has 32-bit
wide bus at 133MHz.
1.3 GMII/PCS MAC Module (GMAC)
The GMII/PCS Media Access Control (MAC) module provides the necessary buffers and control interface
between the Frame Engine (FE) and the external physical device (PHY). The MVTX2803AG has two interfaces,
GMII or PCS. The MAC of the MVTX2803AG meets the IEEE 802.3z specification and supports the MII
interface. It is able to operate 10M/100M/1G in Full Duplex mode with a back pressure/flow control mechanism.
It has the options to insert Source Address/CRC/VLAN ID to each frame. The GMII/PCS Module also supports
hot plug detection.
1.4 Frame Engine
The main function of the frame engine is to forward a frame to its proper destination port or ports. When a frame
arrives, the frame engine parses the frame header (64 bytes) and formulates a switching request which is sent
to the search engine, to resolve the destination port. The arriving frame is moved to the FDB. After receiving a
switch response from the search engine, the frame engine performs transmission scheduling based on the
frame’s priority. The frame engine forwards the frame to the MAC module when the frame is ready to be sent.
1.5 Search Engine
The Search Engine resolves the frame’s destination port or ports according to the destination MAC address (L2)
by searching the database. It also performs MAC learning, priority assignment, and trunking functions.
1.6 LED Interface
The LED interface can be operated in a serial mode or a parallel mode. In the serial mode, the LED interface
uses 3 pins for carrying 8 port status signals. In the parallel mode, the interface can drive LEDs by 8 status
pins. The LED port is shared with bootstrap pins. In order to avoid error when reading the bootstraps, a buffer
must be used to isolate the LED circuitry from the bootstrap pins during bootstrap cycle (the bootstrap pins are
sampled at the rising edge of the Reset).
1.7 Internal Memory
Several internal tables are required and are described as follows:
Frame Control Block (FCB) - Each FCB entry contains the control information of the associated frame
stored in the FDB, e.g. frame size, read/write pointer, transmission priority, etc.
MCT Link Table - The MCT Link Table stores the linked list of MCT entries that have collisions in the
external MAC Table.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MVTX2803AG | Unmanaged 8-Port 1000 Mbps Ethernet Switch |
| MVTX2804 | 8-Port 1000 Mbps Ethernet Distributed Switch |
| MVTX2804AG | 8-Port 1000 Mbps Ethernet Distributed Switch |
| MVV200 | Analog IC |
| MW005A | DC-to-DC Voltage Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MVTX2803A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Unmanaged 8 port Gigabit Ethernet switch |
| MVTX2803AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Unmanaged 8-Port 1000 Mbps Ethernet Switch |
| MVTX2803AG2 | 制造商:Microsemi Corporation 功能描述: |
| MVTX2804 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-Port 1000 Mbps Ethernet Distributed Switch |
| MVTX2804AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-Port 1000 Mbps Ethernet Distributed Switch |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。