參數(shù)資料
型號(hào)： MX7705
廠商： Maxim Integrated Products, Inc.
英文描述： 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
中文描述： 16位、低功耗、2通道、Σ-Δ ADC
文件頁(yè)數(shù)： 22/34頁(yè)
文件大?。?/td> 664K
代理商： MX7705
M
Communications Register
The byte-wide communications register is bidirectional
so it can be written and read. The byte written to the
communications register indicates the next read or write
operation on the selected register, the power-down
mode, and the analog input channel (Table 6). The
DRDY
bit indicates the conversion status.
0/DRDY:
(Default = 0) Communication-Start/Data-Ready
Bit. Write a 0 to the 0/
DRDY
bit to start a write operation to
the communications register. If 0/
DRDY
= 1, then the
device waits until a 0 is written to 0/
DRDY
before continu-
ing to load the remaining bits. For a read operation, the
0/
DRDY
bit shows the status of the conversion. The
DRDY
bit returns a 0 if the conversion is complete and
the data is ready.
DRDY
returns a 1 if the new data has
been read and the next conversion is not yet complete. It
has the same value as the
DRDY
output pin.
RS2, RS1, RS0:
(Default = 0, 0, 0) Register-Select Bits.
RS0, RS1, and RS2 select the next register to be
accessed as shown in Table 7.
R/
W
:
(Default = 0) Read-/Write-Select Bit. Use this bit to
select if the next register access is a read or a write
operation. Set R/
W
= 0 to select a write operation or set
R/
W
= 1 for a read operation on the selected register.
PD:
(Default = 0) Power-Down Control Bit. Set PD = 1
to initiate power-down mode. Set PD = 0 to take the
device out of power-down mode. If CLKDIS = 0, CLKOUT
remains active during power-down mode to provide a
clock source for other devices in the system.
CH0, CH1:
(Default = 0, 0) Channel-Select Bit. Write to
the CH0 and CH1 bits to select the conversion channel or
to access the calibration data shown in Table 8. The cali-
bration coefficients of a particular channel are stored in
one of the three offset and gain-register pairs in Table 8.
Set CH1 = 1 and CH0 = 0 to evaluate the noise perfor-
mance of the part without external noise sources. In this
noise evaluation mode, connect AIN1- to an external volt-
age within the allowable common-mode range.
Setup Register
The byte-wide setup register is bidirectional, so it can
be written and read. The byte written to the setup regis-
ter sets the calibration modes, PGA gain, unipolar/bipo-
lar mode, buffer enable, and conversion start (Table 9).
MD1, MD0:
(Default = 0, 0) Mode-Select Bits. See
Table 10 for normal operating mode, self-calibration,
zero-scale calibration, or full-scale calibration-mode
selection.
G2, G1, G0:
(Default = 0, 0, 0) Gain-Selection Bits. See
Table 11 for PGA gain settings.
B/U:
(Default = 0) Bipolar/Unipolar Mode Selection. Set
B/U = 0 to select bipolar mode. Set B/U = 1 to select
unipolar mode.
BUF:
(Default = 0) Buffer-Enable Bit. For unbuffered
mode, disable the internal buffer of the MX7705 to reduce
power consumption by writing a 0 to the BUF bit. Write a
1 to this bit to enable the buffer. Use the internal buffer
when acquiring high source-impedance input signals.
FSYNC:
(Default = 1) Filter-Synchronization/
Conversion-Start Bit. Set FSYNC = 0 to begin calibration
or conversion. The MX7705 performs free-running con-
versions while FSYNC = 0. Set FSYNC = 1 to stop con-
verting data and to hold the nodes of the digital filter, the
filter-control logic, the calibration-control logic, and the
analog modulator in a reset state. The
DRDY
output does
not reset high if it is low (indicating that valid data has not
yet been read from the data register) when FSYNC goes
high. To clear the
DRDY
output, read the data register.
Clock Register
The byte-wide clock register is bidirectional, so it can
be written and read. The byte written to the setup regis-
ter sets the clock, filter first-notch frequency, and the
output data rate (Table 12).
MXID:
(Default = 1) Maxim-Identifier Bit. This is a read-
only bit. Values written to this bit are ignored.
16-Bit, Low-Power, 2-Channel,
Sigma-Delta ADC
22
______________________________________________________________________________________
SETUP REGISTER (8 BITS)
RS2 RS1 RS0
CLOCK REGISTER (8 BITS)
DATA REGISTER (16 BITS)
TEST REGISTER (8 BITS)*
OFFSET REGISTER (24 BITS)
GAIN REGISTER (24 BITS)
COMMUNICATIONS REGISTER
REGISTER
SELECT
DECODER
DIN
DOUT
*THE TEST REGISTER IS USED FOR FACTORY TESTING ONLY.
Figure 10. Register Summary
相關(guān)PDF資料
PDF描述
MX7705EPE 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
MX7705EUE 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
MX7705EWE 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
MX7824LCWG CMOS, High-Speed, 8-Bit ADCs with Multiplexer
MX7828KCAI CMOS, High-Speed, 8-Bit ADCs with Multiplexer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MX7705_09 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
MX7705_10 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
MX7705EPE 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MX7705EPE+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 2Ch Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MX7705EUE 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*