- 您現在的位置：買賣IC網 > PDF目錄359632 > MX98728 GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION PDF資料下載
參數資料
| 型號： | MX98728 |
| 英文描述： | GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION |
| 中文描述： | GMAC的單芯片10/100快速以太網控制器的一般應用程序 |
| 文件頁數： | 13/71頁 |
| 文件大小： | 389K |
| 代理商： | MX98728 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
13
P/N:PM0723
REV. 1.0, JUL. 13, 2000
MX98728EC
Interrupt Mask Register: IMR (Reg.08h), R/W, default=00h
Bit
8.0
Symbol
FRAGIM
Description
Fragment Counter Interrupt Mask: Set to enable the host DMA Fragment counter ( FRAGI)
interrupt. Default is reset which disable the FRAGI interrupt.When AUTORCVR is set,
this bit should be reset.
Received Interrupt Mask: Set to enable the Packet Received Interrupt. Default is reset
which disables the RI interrupt.
Transmit Interrupt Mask: Set to enable the Packet transmit OK interrupt. Default is reset
which disables the TI interrupt.
Receive Error Interrupt Mask: Set to enable the Receive Error interrupt. Default is reset
which disables the REI interrupt.
Transmit Error Interrupt Mask: Set to enable transmit error interrupt. Default is reset
which disables the TEI interrupt.
FIFO Error Interrupt Mask: Set to enable the FIFO Error interrupt. Default is reset which
disables the FIFOEI interrupt. When AUTORCVR is set, this bit should be reset.
Bus Error Interrupt Mask: Set to enable the Bus Error interrupt. Default is reset which
disables the BUSEI interrupt.
RX Buffer Full Interrupt Mask: Set to enable the RX Buffer full interrupt. Default is reset
which disables the BFI interrupt.
8.1
RIM
8.2
TIM
8.3
REIM
8.4
TEIM
8.5
FIFOEIM
8.6
BUSEIM
8.7
RBFIM
Missed Packet Counter: MPCL (Reg07/06h), R/W, default=0000h
Bit
6.7-0
7.7-0
Symbol
MISSCNT[7:0]*
MISSCNT[15:8]*
Description
Miss Packet Counter Bits [7:0]: Lower byte of the Miss packet counter.
Miss Packet Counter Bits [15:8]: Upper byte of the Miss packet counter.
相關PDF資料 |
PDF描述 |
|---|---|
| MX98746 | 100 Base-TX/FX 5-Port Class II Repeater Controller |
| MX98747 | 10/100M 8PORT DUAL SPEED HUB CONTROLLER |
| MX98748 | Highly Intergated 10/100M Dual Speed Hub With Extra 4 Port Switch Built-In |
| MAMXES0001 | Circular Connector; No. of Contacts:10; Series:MS27505; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:13; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:13-98 RoHS Compliant: No |
| MANY254A | Circular Connector; No. of Contacts:128; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:24-35 RoHS Compliant: No |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MX98728AEC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| MX98728EC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION |
| MX98741 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| MX98742 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FEBC 100 Base Fast Ethernet Bridge Controller |
| MX98743 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。