參數(shù)資料
型號(hào)： MX98728
英文描述： GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION
中文描述： GMAC的單芯片10/100快速以太網(wǎng)控制器的一般應(yīng)用程序
文件頁(yè)數(shù)： 14/71頁(yè)
文件大?。?/td> 389K
代理商： MX98728
14
P/N:PM0723
REV. 1.0, JUL. 13, 2000
MX98728EC
Interrupt Register: IR (Reg09h), R/W, default=00h
Bit
9.0
Symbol
FRAGI*
Description
Fragment Counter Interrupt : Set to assert the interrupt when the host DMA Fragment
Counter is less than current received packet length. Writing 1 to this bit will clear the bit
and the interrupt. Writing 0 has no effect.
Receive OK Interrupt : Set to assert the interrupt. Writing 1 to this bit will clear the bit and
the interrupt. Writing 0 has no effect. The assertion timing of RI can be programmed
through the Reg50.4 bit (RINTSEL) for either the completion of the host receive DMA
activity or the completion of the receive local DMA activity.
Transmit OK Interrupt: Set to assert the interrupt. Writing 1 to this bit will clear the bit and
the interrupt. Writing 0 has no effect.
Receive Error Interrupt: Set to assert the interrupt when the packet is received with error
. Writing 1 to this bit will clear the bit and the interrupt. Writing 0 has no effect. The
assertion timing of RI can be programmed through the Reg50.4 bit (RINTSEL) for either
the completion of the host receive DMA activity or the completion of the receive local
DMA activity.
Transmit Error Interrupt : Set to assert the interrupt when the packet is transmitted with
error. Writing 1 to this bit will clear the bit and the interrupt. Writing 0 has no effect.
FIFO Error Interrupt: Set to assert the interrupt when either the TX FIFO is overrun or the
RX FIFO is overrun. Writing 1 to this bit will clear the bit and the interrupt. Writing 0 has
no effect.
Bus Error Interrupt: Set to assert the interrupt when the Bus integrity check is enabled
and failed. Writing 1 to this bit will clear the bit and the interrupt. Writing 0 has no effect.
RX Buffer Full Interrupt: Set to assert the interrupt when the RX buffer area is being
overwritten by new received packets. Writing 1 to this bit will clear the bit and the inter-
rupt. Writing 0 has no effect.
9.1
RI*
9.2
TI*
9.3
REI*
9.4
TEI*
9.5
FIFOEI*
9.6
BUSEI*
9.7
RBFI*
Note : All page pointer bits [11:0] are mapped to MA[19:8] with the same bit ordering.
相關(guān)PDF資料
PDF描述
MX98746 100 Base-TX/FX 5-Port Class II Repeater Controller
MX98747 10/100M 8PORT DUAL SPEED HUB CONTROLLER
MX98748 Highly Intergated 10/100M Dual Speed Hub With Extra 4 Port Switch Built-In
MAMXES0001 Circular Connector; No. of Contacts:10; Series:MS27505; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:13; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:13-98 RoHS Compliant: No
MANY254A Circular Connector; No. of Contacts:128; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:24-35 RoHS Compliant: No
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MX98728AEC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
MX98728EC 制造商:MCNIX 制造商全稱:Macronix International 功能描述:GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION
MX98741 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
MX98742 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FEBC 100 Base Fast Ethernet Bridge Controller
MX98743 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*