- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄268181 > NAND08GW3B2CZC1 (NUMONYX) 1G X 8 FLASH 3V PROM, 35 ns, PBGA63 PDF資料下載
參數(shù)資料
| 型號： | NAND08GW3B2CZC1 |
| 廠商： | NUMONYX |
| 元件分類： | PROM |
| 英文描述： | 1G X 8 FLASH 3V PROM, 35 ns, PBGA63 |
| 封裝： | 9.50 X 12 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, LFBGA-63 |
| 文件頁數(shù)： | 7/59頁 |
| 文件大?。?/td> | 998K |
| 代理商： | NAND08GW3B2CZC1 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
15/59
NAND512-B, NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B
BUS OPERATIONS
There are six standard bus operations that control
the memory. Each of these is described in this
section, see Table 5., Bus Operations, for a sum-
mary.
Typically, glitches of less than 5 ns on Chip En-
able, Write Enable and Read Enable are ignored
by the memory and do not affect bus operations.
Command Input
Command Input bus operations are used to give
commands to the memory. Commands are ac-
cepted when Chip Enable is Low, Command Latch
Enable is High, Address Latch Enable is Low and
Read Enable is High. They are latched on the ris-
ing edge of the Write Enable signal.
Only I/O0 to I/O7 are used to input commands.
See Figure 25. and Table 24. for details of the tim-
ings requirements.
Address Input
Address Input bus operations are used to input the
memory addresses. Four bus cycles are required
to input the addresses for the 512Mb and 1Gb de-
vices whereas five bus cycles are required for the
2Gb, 4Gb and 8Gb devices (refer to Table 6. and
Table 7., Address Insertion).
The addresses are accepted when Chip Enable is
Low, Address Latch Enable is High, Command
Latch Enable is Low and Read Enable is High.
They are latched on the rising edge of the Write
Enable signal. Only I/O0 to I/O7 are used to input
addresses.
See Figure 26. and Table 24. for details of the tim-
ings requirements.
Data Input
Data Input bus operations are used to input the
data to be programmed.
Data is accepted only when Chip Enable is Low,
Address Latch Enable is Low, Command Latch
Enable is Low and Read Enable is High. The data
is latched on the rising edge of the Write Enable
signal. The data is input sequentially using the
Write Enable signal.
tails of the timings requirements.
Data Output
Data Output bus operations are used to read: the
data in the memory array, the Status Register, the
lock status, the Electronic Signature and the
Unique Identifier.
Data is output when Chip Enable is Low, Write En-
able is High, Address Latch Enable is Low, and
Command Latch Enable is Low.
The data is output sequentially using the Read En-
able signal.
See Figure 28. and Table 25. for details of the tim-
ings requirements.
Write Protect
Write Protect bus operations are used to protect
the memory against program or erase operations.
When the Write Protect signal is Low the device
will not accept program or erase operations and so
the contents of the memory array cannot be al-
tered. The Write Protect signal is not latched by
Write Enable to ensure protection even during
power-up.
Standby
When Chip Enable is High the memory enters
Standby mode, the device is deselected, outputs
are disabled and power consumption is reduced.
Table 5. Bus Operations
Note: 1. Only for x16 devices.
2. WP must be VIH when issuing a program or erase command.
Bus Operation
E
AL
CL
R
W
WP
I/O0 - I/O7
I/O8 - I/O15(1)
Command Input
VIL
VIH
Rising
X(2)
Command
X
Address Input
VIL
VIH
VIL
VIH
Rising
X
Address
X
Data Input
VIL
VIH
Rising
VIH
Data Input
Data Output
VIL
Falling
VIH
X
Data Output
Write Protect
X
VIL
XX
Standby
VIH
XX
X
VIL/VDD
XX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NAND01GR3B3CZA1 | 128M X 8 FLASH 1.8V PROM, 35 ns, PBGA63 |
| NAND02GR4B2BZB1 | 128M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 |
| NCH030A3-FREQ-OUT27 | CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 4 MHz, HCMOS OUTPUT |
| NTHA3JAA3-FREQ-OUT27 | CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 4 MHz, HCMOS OUTPUT |
| NTHA3KC3-FREQ-OUT27 | CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 4 MHz, HCMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NAND08GW3B4BN6E | 制造商:Micron Technology Inc 功能描述:NAND - Trays |
| NAND08GW3B4BN6F | 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel |
| NAND08GW3B4CN1F | 制造商:Micron Technology Inc 功能描述:NAND - Trays |
| NAND08GW3B4CZL6E | 制造商:Micron Technology Inc 功能描述:NAND - Trays |
| NAND08GW3C2AE01 | 功能描述:閃存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。