- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16726 > NB3N3020DTGEVB (ON Semiconductor)BOARD EVAL NB3N3020 CLOCK MULT PDF資料下載
參數(shù)資料
| 型號： | NB3N3020DTGEVB |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 4/9頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL NB3N3020 CLOCK MULT |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘乘法器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | NB3N3020 |
| 主要屬性： | 1 輸入，2 輸出 |
| 次要屬性： | SMA 連接器 |
| 已供物品： | 板 |
| 其它名稱： | NB3N3020DTGEVB-ND NB3N3020DTGEVBOS |
NB3N3020
http://onsemi.com
4
become active synchronous to the internal PLL output clock
and do not create any glitches or runt pulses during the
transition. In power down mode, the outputs are tristated
regardless of the state of the OE1, OE2.
The device has an output enable [OE1] which accepts
LVTTL/LVCMOS levels and when set LOW will disable
the LVTTL/LVCMOS level CLK1 to tri
*state. Output
enable OE2 accepts LVTTL/LVCMOS levels to disable the
LVPECL level outputs by forcing CLK2 LOW and CLK2b
HIGH. When OE1 or OE2 are set LOW (Disabled), the PLL
remains running while the respective clock outputs are
disabled. When the OE1 or OE2 are set enabled (HIGH), the
clock outputs become active synchronous to the internal
PLL output clock and will not create any glitches or runt
pulses during the transition. Both OE1 and OE2 inputs have
pullup resistors which default to VDD when floated open.
In power down mode, the outputs are tri
*stated (zero
current) regardless of the state of the OE1, OE2.
Changing Clock Multiplier
The clock output frequency can be dynamically changed
using Sel0, Sel1, Sel2 pins. When the clock frequency is
changed, the clock outputs move from one frequency to
another and the PLL locks to the new frequency within a
settling time of 3 msec. There is no glitch during this
transition when the clock outputs are active {not tristated
by OE1, OE2}.
Crystal/ Clock Input
The device takes in a 5 – 27 MHz crystal input or 2 –
210 MHz clock input. Once powered up, the input frequency
is fixed and should not be changed dynamically. The input
cannot accept a spread spectrum clock and needs a fixed
frequency clock for device operation. The input frequencies
for clock and crystal input for specific multipliers are
determined by Table 3.
Power Up
When the NB3N3020 is powered up, it takes 10 msec for
the PLL’s to stabilize and lock to the desired frequency of
operation as selected by Sel0, Sel1, Sel2. During this time
period, there may be glitches in the clock outputs.
Power Down:
The device can be powered down when the Sel0, Sel1,
Sel2 pins are all connected to GND. In this mode of
operation, PLL is turned off and the device consumes less
than 5 mA of current. There may be a glitch in clock outputs
when the device is powering down. In power down mode,
the outputs are tristated regardless of the state of the OE1,
OE2.
In the cases where the application requires glitchless
transitions, in order to avoid glitches it is recommended to
use synchronous OE signaling to mask glitches to the clock
outputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NB7L216MNEVB | EVAL BOARD FOR NB7L216MN |
| H3CWH-1006M | IDC CABLE - HKC10H/AE10M/HPL10H |
| RBC18DRYH | CONN EDGECARD 36POS DIP .100 SLD |
| RBC07DREH-S93 | CONN EDGECARD 14POS .100 EYELET |
| MAX6102EUR-T | IC VREF SERIES 2.5V SOT-23-3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NB3N3020DTR2G | 功能描述:鎖相環(huán) - PLL LVPECL CLK MULTIPLR 3.3V RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| NB3N49152MNG | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 VCXO LVPECL 491.52 MHZ RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| NB3N49152MNTXG | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 VCXO LVPECL 491.52 MHZ RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| NB3N501 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5.0V 13 MHz to 160 MHz PLL Clock Multiplier |
| NB3N501DG | 功能描述:時鐘緩沖器 PLL CLOCK MULTIPLIER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。