參數(shù)資料
型號: NM24W03UFLZEN
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: PROM
英文描述: 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8
封裝: PLASTIC, DIP-8
文件頁數(shù): 3/13頁
文件大?。?/td> 99K
代理商: NM24W03UFLZEN
11
www.fairchildsemi.com
NM24C02U/NM24C03U Rev. B.1
NM24C02U/NM24C03U
2K-Bit
Serial
EEPROM
2-Wire
Bus
Interface
S
T
O
P
A
C
K
NO
A
C
K
SLAVE
ADDRESS
A
C
K
A
C
K
S
T
A
R
T
S
T
A
R
T
WORD
ADDRESS
SLAVE
ADDRESS
Bus Activity:
Master
SDA Line
Bus Activity:
NM24C02U/03U
DATA n
S
T
O
P
A
C
K
Bus Activity:
Master
SDA Line
Bus Activity:
NM24C02U/03U
A
C
K
DATA n + x
A
C
K
DATA n + 2
DATA n +1
A
C
K
NO
A
C
K
Slave
Address
DS800007-18
DS800007-19
Read Operations
Read operations are initiated in the same manner as write
operations, with the exception that the R/W bit of the slave
address is set to a one. There are three basic read operations:
current address read, random read, and sequential read.
Current Address Read
Internally the NM24C02U/03U contains an address counter that
maintains the address of the last byte accessed, incremented by
one. Therefore, if the last access (either a read or write) was to
address n, the next read operation would access data from
address n + 1. Upon receipt of the slave address with R/W set to
one, the NM24C02U/03U issues an acknowledge and transmits
the eight bit byte. The master will not acknowledge the transfer
but does generate a stop condition, and therefore the NM24C02U/
03U discontinues transmission. Refer to
Figure 8 for the se-
quence of address, acknowledge and data transfer.
Random Read
Random read operations allow the master to access any memory
location in a random manner. Prior to issuing the slave address
with the R/W bit set to one, the master must first perform a
“dummy” write operation. The master issues the start condition,
slave address and then the byte address it is to read. After the
byte address acknowledge, the master immediately reissues the
start condition and the slave address with the R/W bit set to one.
This will be followed by an acknowledge from the NM24C02U/03U
and then by the eight bit data. The master will not acknowledge the
transfer but does generate the stop condition, and therefore the
NM24C02U/03U discontinues transmission. Refer to
Figure 9 for
the address, acknowledge and data transfer sequence.
Sequential Read
Sequential reads can be initiated as either a current address read
or random access read. The first word is transmitted in the same
manner as the other read modes; however, the master now
responds with an acknowledge, indicating it requires additional
data. The NM24C02U/03U continues to output data for each
acknowledge received. The read operation is terminated by the
master not responding with an acknowledge or by generating a
stop condition.
The data output is sequential, with the data from address n
followed by the data from n + 1. The address counter for read
operations increments all word address bits, allowing the entire
memory contents to be serially read during one operation. After
the entire memory has been read, the counter "rolls over" and the
NM24C02U/03U continues to output data for each acknowledge
received. Refer to
Figure 10 for the address, acknowledge, and
data transfer sequence.
Current Address Read (Figure 8)
S
T
O
P
DATA
A
C
K
NO
A
C
K
S
T
A
R
T
SLAVE
ADDRESS
Bus Activity:
Master
SDA Line
Bus Activity:
NM24C02U/03U
DS800007-17
Random Read (Figure 9)
Sequential Read (Figure 10)
相關(guān)PDF資料
PDF描述
NM25C040VM8 512 X 8 SPI BUS SERIAL EEPROM, PDSO8
NM25C040LVM8X 512 X 8 SPI BUS SERIAL EEPROM, PDSO8
NM27C010QE200 128K X 8 UVPROM, 200 ns, CDIP32
NM27C020NE150 256K X 8 OTPROM, 150 ns, PDIP32
NM27C020V150 256K X 8 OTPROM, 150 ns, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NM-250 制造商:WALDOM ELECTRONICS 功能描述:
NM-250-0015P 制造商:WALDOM ELECTRONICS 功能描述:
NM-250-0025P 制造商:WALDOM ELECTRONICS 功能描述:
NM25001S00 制造商:RadiSys 功能描述:LVDS;ADDCARD;BG845&LS855
NM25C020 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:2K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)