- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16800 > OM13336,598 (NXP Semiconductors)KIT 6 BOARDS DEMO LOGIC PDF資料下載
參數(shù)資料
| 型號： | OM13336,598 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 1/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT 6 BOARDS DEMO LOGIC |
| 特色產(chǎn)品： | Demo Boards |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 邏輯，二進(jìn)制計(jì)數(shù)器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | 74LVC169 |
| 主要屬性： | 1.2 V ~ 3.6 V 輸入電壓 |
| 次要屬性： | 內(nèi)置超前進(jìn)位功能 |
| 已供物品： | 板 |
| 其它名稱： | 568-5082 74LVC169EVB |
1.
General description
The 74LVC169 is a synchronous presettable 4-bit binary counter which features an
internal look-ahead carry circuitry for cascading in high-speed counting applications.
Synchronous operation is provided by having all flip-flops clocked simultaneously so that
the outputs (pins Q0 to Q3) change simultaneously with each other when so instructed by
the count-enable (pins CEP and CET) inputs and internal gating. This mode of operation
eliminates the output counting spikes that are normally associated with asynchronous
(ripple clock) counters. A buffered clock (pin CP) input triggers the four flip-flops on the
LOW-to-HIGH transition of the clock.
The counter is fully programmable; that is, the outputs may be preset to any number
between 0 and its maximum count. Presetting is synchronous with the clock and takes
place regardless of the levels of the count enable inputs. A LOW level on the parallel
enable (pin PE) input disables the counter and causes the data at the Dn input to be
loaded into the counter on the next LOW-to-HIGH transition of the clock. The direction of
the counting is controlled by the up/down (pin U/D) input. When pin U/D is HIGH, the
counter counts up, when LOW, it counts down.
The look-ahead carry circuitry is provided for cascading counters for n-bit synchronous
applications without additional gating. Instrumental in accomplishing this function are two
count-enable (pins CEP and CET) inputs and a terminal count (pin TC) output. Both
count-enable (pins CEP and CET) inputs must be LOW to count. Input pin CET is fed
forward to enable the terminal count (pin TC) output. Pin TC thus enabled will produce a
LOW-level output pulse with a duration approximately equal to a HIGH level portion of
pin Q0 output. The LOW level pin TC pulse is used to enable successive cascaded
stages.
The 74LVC169 uses edge triggered J-K type flip-flops and has no constraints on changing
the control of data input signals in either state of the clock. The only requirement is that
the various inputs attain the desired state at least a set-up time before the next
LOW-to-HIGH transition of the clock and remain valid for the recommended hold time
thereafter.
The parallel load operation takes precedence over the other operations, as indicated in
the mode select table. When pin PE is LOW, the data on the input pins D0 to D3 enters
the flip-flops on the next LOW-to-HIGH transition of the clock.
74LVC169
Presettable synchronous 4-bit up/down binary counter
Rev. 6 — 29 November 2012
Product data sheet
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VERSAFIT-1/16-8-SP | HEAT SHRINK TUBING |
| A1AXH-1436M | IDC CABLE - ASC14H/AE14M/X |
| V300B5E150BG2 | CONVERTER MOD DC/DC 5V 150W |
| H2MXH-1006G | DIP CABLE - HDM10H/AE10G/X |
| GSC15DRES | CONN EDGECARD 30POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OM13339SCT | 制造商:International Rectifier 功能描述:9999V 99.000A HEXFET - Bulk |
| OM1345 | 制造商:Ohmite Mfg Co 功能描述: |
| OM13488UL | 功能描述:UNIVERSAL 8-BIT GPIO DAUGHTER CA 制造商:nxp usa inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| OM13489UL | 功能描述:UNIVERSAL 16-BIT GPIO DAUGHTER C 制造商:nxp usa inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| OM13510,598 | 功能描述:PCF85263A - Timing, Real Time Clock (RTC) Evaluation Board 制造商:nxp semiconductors 系列:- 零件狀態(tài):有效 主要用途:計(jì)時(shí)，實(shí)時(shí)時(shí)鐘（RTC） 嵌入式:- 使用的 IC/零件:PCF85263A 主要屬性:備用電池 輔助屬性:I2C 接口 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。