參數(shù)資料
型號(hào)： P83C370
廠商： NXP Semiconductors N.V.
英文描述： Microcontrollers for NTSC TVs with On-Screen Display (OSD) and Closed Caption (CC)(在NTSC TV中應(yīng)用的具有屏幕顯示和字幕關(guān)閉特點(diǎn)的微控制器)
中文描述： 微控制器用于NTSC電視的屏幕顯示（OSD）和字幕（CC）的（在NTSC電視中應(yīng)用的具有屏幕顯示和字幕關(guān)閉特點(diǎn)的微控制器）
文件頁(yè)數(shù)： 51/80頁(yè)
文件大?。?/td> 266K
代理商： P83C370
1999 Jun 11
51
Philips Semiconductors
Product specification
Microcontrollers for NTSC TVs with On-Screen
Display (OSD) and Closed Caption (CC)
P8xCx70 family
18.8
General controls
18.8.1
P
OLARITY OF
HSYNC
AND
VSYNC
INPUT SIGNALS
The horizontal and vertical input sync signals can be
inverted by setting the HPOL and VPOL bits in the Text
Vertical Position Register (see Section 18.9.2).
Table 74
Sync signal polarity
18.8.2
F
RAME RESET GENERATION
Normally, VSYNC of the first field occurs during the first
half line period and Vsync of the second field occurs during
the second half period of a scan-line. In this case it is very
easy to generate a frame reset signal. The VSYNC pulse
is generated by sampling and rising edge detection.
HPOL
VPOL
SYNC SIGNAL POLARITY
0
1
0
1
input polarity
input inverted polarity
These VSYNC pulses are gated (AND gate) with a line
frequency signal which has a duty cycle of 50 : 50 (H50).
The output signal is the frame reset pulse. The rising edge
of the H50 signal is generated from the HSYNC pulse.
The falling edge is generated via a comparison between
the fixed value of half of the nominal number of 768 pixels
per line (comparator value: 384 pixels) and the value of a
pixel counter.
If the VSYNC of one field occurs shortly after the falling
edge of H50 and the line period has more than the nominal
number of 768 pixels per line, it is possible that both
VSYNC pulses occur during the low period of H50.
The result is that no frame reset pulse is generated. In the
case of a VSYNC pulse occurring shortly after the rising
edge of H50 and less than the nominal number of
768 pixels per line it is possible that every VSYNC pulse
will generate a frame reset pulse. To prevent this
happening the position of H50 is adjustable in increments
of 12 clock cycles. The adjustment value is selected using
the Odd/Even Align Register.
Fig.22 Frame reset timing.
handbook, full pagewidth
MGL151
Hsync
Frame
reset
H50
Vsync_In
Vsync
(sampled)
Hsync
Frame
reset
Field 2
H50
Vsync_In
Vsync
(sampled)
相關(guān)PDF資料
PDF描述
P87C770 Microcontrollers for NTSC TVs with On-Screen Display (OSD) and Closed Caption (CC)(在NTSC TV中應(yīng)用的具有屏幕顯示和字幕關(guān)閉特點(diǎn)的微控制器)
P83C270AAR Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC
P83C434CFP ECONOLINE: RU - Twin Independent Outputs- Output/Output Isolation 1kVDC- Power Sharing on Outputs- Input/Output Isolation 1kVDC- No Heatsink Required- UL94V-0 Package Material- Toroidal Magnetics- No Extern. Components Required- Custom Solutions Available- Efficiency t
P83C434 8-bit microcontrollers with LCD-driver
P83C834 8-bit microcontrollers with LCD-driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P83C370AAR 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC
P83C380 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc.
P83C434 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:8-bit microcontrollers with LCD-driver
P83C434CFP 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:8-bit microcontrollers with LCD-driver
P83C453EBAA 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 8K/256 OTP/ROM, expanded I/O
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*