參數(shù)資料
型號(hào)： P83C566BDA
廠商： NXP SEMICONDUCTORS
元件分類(lèi)： 微控制器/微處理器
英文描述： Microcontrollers for PAL/SECAM TV with OSD and VST(帶 OSD和 VST的在PAL/SECAM TV中應(yīng)用的微控制器)
中文描述： 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC68
封裝： PLASTIC, MO-047AC, SOT-188-2, LCC-68
文件頁(yè)數(shù)： 12/80頁(yè)
文件大小： 266K
代理商： P83C566BDA
1999 Jun 11
12
Philips Semiconductors
Product specification
Microcontrollers for NTSC TVs with On-Screen
Display (OSD) and Closed Caption (CC)
P8xCx70 family
9
REDUCED POWER MODES
In order to reduce power consumption three reduced
power modes are available: Standby, Idle and
Power-down.
9.1
Standby mode
In Standby mode full CPU functionality is available but all
analog functions (including the OSD) are disabled.
Power-on reset and the oscillator remain active.
The following also remain active during Standby mode.
CPU
External interrupts INT0 and INT1
T0, T1 and T3
I
2
C-bus interface
PWM outputs.
The Standby mode is entered by setting the STBY bit in
the STBCON register to a logic 1. Recovering from the
Standby mode is achieved by setting the STBY bit back to
a logic 0. After entering the normal mode a waiting time of
10
μ
s has to be taken into account in order to allow the
analog circuitry to stabilize.
9.2
Idle mode
Idle mode operation permits all functions to continue to
work with the exception that the CPU clock is halted.
The following functions remain active during Idle mode:
T0, T1 and T3 (Watchdog Timer)
I
2
C-bus
External interrupts.
9.2.1
E
NTERING
I
DLE MODE
The instruction that sets the IDL bit in the PCON register is
the last instruction executed before entering Idle mode.
Once in the Idle mode the system oscillator keeps running
but the internal clock is gated away from the CPU, but not
gated away from the interrupts, timers and serial port
functions. The CPU status is preserved along with the
Stack Pointer, Program Counter, Program Status Word
and Accumulator. The RAM and all other registers
maintain their data during Idle mode. The port pins retain
the logical states they were holding at Idle mode activation.
9.2.2
R
ECOVERING FROM
I
DLE MODE
There are two methods used to terminate the Idle mode.
Assertion of any enabled interrupt will cause the IDL bit to
be cleared by hardware, thus terminating the Idle mode.
The interrupt is serviced, and following the instruction
RETI, the next instruction to be executed will be the one
following the instruction that put the device into the Idle
mode.
Flag bits GF0 and GF1 may be used to determine whether
the interrupt was received during normal execution or
during Idle mode. For example, the instruction that writes
to the IDL bit can also set or clear one or both flag bits.
When Idle mode is terminated by an interrupt, the service
routine can examine the status of the flag bits.
The second method of terminating the Idle mode is with an
external hardware reset. Since the oscillator is still
running, the hardware reset is required to be active for only
two machine cycles to complete the reset operation. Reset
redefines all SFRs, but does not affect the on-chip RAM.
9.3
Power-down mode
The Power-down operation freezes the oscillator and all
on-chip operations stop. The Power-down mode can only
be entered if the EW bit in SFR BWC is LOW; then the
Power-down mode is entered by setting the PD bit in the
PCON register to a logic 1.
The instruction which sets the PD bit in PCON is the last
instruction executed prior to going into the Power-down
mode. The contents of the on-chip RAM and SFRs are
preserved. The port pins output the values held by their
respective SFRs.
In the Power-down mode V
DD
may be reduced to minimize
power consumption. However, the supply voltage must not
be reduced until Power-down mode is active, and must be
restored before the hardware reset is applied and frees the
oscillator. An on-chip delay counter will count 2048 system
oscillator cycles before enabling the internal clock.
9.3.1
W
AKE
-
UP FROM
P
OWER
-
DOWN USING EXTERNAL
INTERRUPTS
If either of the external interrupts INT0 and INT1 is
switched to level-sensitive and enabled then the interrupt
can be used to wake-up the P8xCx70 from the
Power-down mode. To ensure that the oscillator is stable
before the controller restarts, the internal clock will remain
inactive for 2048 system oscillator cycles.
9.3.2
W
AKE
-
UP FROM
P
OWER
-
DOWN USING
RESET
The Power-down mode can be terminated by holding the
RESET pin HIGH for two machine cycles, this clears the
PD bit. The on-chip delay counter will count 2048 system
oscillator cycles before enabling the internal clock.
相關(guān)PDF資料
PDF描述
P87C770AAR Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC
P83C270 Microcontrollers for NTSC TVs with On-Screen Display (OSD) and Closed Caption (CC)(在NTSC TV中應(yīng)用的具有屏幕顯示和字幕關(guān)閉特點(diǎn)的微控制器)
P83C370 Microcontrollers for NTSC TVs with On-Screen Display (OSD) and Closed Caption (CC)(在NTSC TV中應(yīng)用的具有屏幕顯示和字幕關(guān)閉特點(diǎn)的微控制器)
P87C770 Microcontrollers for NTSC TVs with On-Screen Display (OSD) and Closed Caption (CC)(在NTSC TV中應(yīng)用的具有屏幕顯示和字幕關(guān)閉特點(diǎn)的微控制器)
P83C270AAR Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P83C566BDR 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for PAL/SECAM TV with OSD and VST
P83C570 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC
P83C570AAR 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC
P83C575EBA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P83C575EBAA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 8K/256 OTP/ROM/ROMless, 4 comparator, failure detect circuitry, watchdog timer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*