- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367738 > P87C552 (NXP Semiconductors N.V.) 80C51 8-bit microcontroller(80C51八位微控制器) PDF資料下載
參數(shù)資料
| 型號： | P87C552 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 80C51 8-bit microcontroller(80C51八位微控制器) |
| 中文描述： | 80C51的8位微控制器（80C51的八位微控制器） |
| 文件頁數(shù)： | 10/74頁 |
| 文件大小： | 368K |
| 代理商： | P87C552 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Philips Semiconductors
Preliminary specification
P87C552
80C51 8-bit microcontroller
8K/256 OTP, 8 channel 10 bit A/D, I
2
C, PWM,
capture/compare, high I/O, low voltage (2.7V–5.5V), low power
1999 Mar 30
10
Table 2. External Pin Status During Idle and Power-Down Modes
MODE
PROGRAM
MEMORY
ALE
PSEN
PORT 0
PORT 1
PORT 2
PORT 3
PORT 4
PWM0/
PWM1
Idle
Internal
1
1
Data
Data
Data
Data
Data
High
Idle
External
1
1
Float
Data
Address
Data
Data
High
Power-down
Internal
0
0
Data
Data
Data
Data
Data
High
Power-down
External
0
0
Float
Data
Data
Data
Data
High
With an external interrupt, INT0 and INT1 must be enabled and
configured as level-sensitive. Holding the pin low restarts the oscillator
but bringing the pin back high completes the exit. Once the interrupt
is serviced, the next instruction to be executed after RETI will be the
one following the instruction that put the device into Power Down.
POWER OFF FLAG
The Power Off Flag (POF) is set by on-chip circuitry when the V
CC
level on the 8XC552 rises from 0 to 5V. The POF bit can be set or
cleared by software allowing a user to determine if the reset is the
result of a power-on or a warm start after powerdown. The V
CC
level
must remain above 3V for the POF to remain unaffected by the V
CC
level.
Design Consideration
When the idle mode is terminated by a hardware reset, the device
normally resumes program execution, from where it left off, up to
two machine cycles before the internal reset algorithm takes
control. On-chip hardware inhibits access to internal RAM in this
event, but access to the port pins is not inhibited. To eliminate the
possibility of an unexpected write when Idle is terminated by reset,
the instruction following the one that invokes Idle should not be
one that writes to a port pin or to external memory.
ONCE
Mode
The ONCE (“On-Circuit Emulation”) Mode facilitates testing and
debugging of systems without the device having to be removed from
the circuit. The ONCE Mode is invoked by:
1. Pull ALE low while the device is in reset and PSEN is high;
2. Hold ALE low as RST is deactivated.
While the device is in ONCE Mode, the Port 0 pins go into a float
state, and the other port pins and ALE and PSEN are weakly pulled
high. The oscillator circuit remains active. While the device is in this
mode, an emulator or test CPU can be used to drive the circuit.
Normal operation is restored when a normal reset is applied.
Reduced EMI Mode
The ALE-Off bit, AO (AUXR.0) can be set to disable the ALE output.
It will automatically become active when required for external
memory accesses and resume to the OFF state after completing the
external memory access.
If logic 1s are written to PD and IDL at the same time, PD takes precedence. The reset value of PCON is (00X00000).
SU00954
IDL
BIT
SYMBOL
FUNCTION
PCON.7
SMOD1
Double Baud rate bit. When set to logic 1, the baud rate is doubled when the serial port SIO0 is being
used in modes 1, 2, or 3.
Selects SM0/FE for SCON.7 bit.
Power Off Flag
Watchdog Load Enable. This flag must be set by software prior to loading timer T3 (watchdog timer). It is
cleared when timer T3 is loaded.
General-purpose flag bit.
General-purpose flag bit.
Power-down bit. Setting this bit activates the power-down mode. It can only be set if input EW is high.
Idle mode bit. Setting this bit activates the Idle mode.
PCON.6
PCON.5
PCON.4
SMOD0
POF
WLE
PCON.3
PCON.2
PCON.1
PCON.0
GF1
GF0
PD
IDL
PD
GF0
GF1
WLE
POF
SMOD0
SMOD1
0
1
2
3
4
5
6
7
(LSB)
(MSB)
PCON
(87H)
Figure 3. Power Control Register (PCON)
相關PDF資料 |
PDF描述 |
|---|---|
| P87C554SBBD | 80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP |
| P83C554SBBD | 80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP |
| P80C554SBBD | 80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP |
| P87C554SFBD | 80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP |
| P83C554SFBD | 80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P87C552OTP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller |
| P87C552SBAA | 制造商:NXP Semiconductors 功能描述:87C 16MHz 制造商:NXP Semiconductors 功能描述:87C 16MHz Bulk 制造商:NXP Semiconductors 功能描述:IC 8-BIT MCU 8K OTP PLCC68 制造商:NXP Semiconductors 功能描述:MCU 8-Bit 87C 80C51 CISC 8KB EPROM 3.3V/5V 68-Pin PLCC |
| P87C552SBAA,512 | 功能描述:8位微控制器 -MCU 80C51 8K/256 OTP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| P87C552SBAA512 | 制造商:NXP Semiconductors 功能描述:IC 8BIT MCU 80C51 16MHZ LCC-68 |
| P87C552SFAA | 制造商:NXP Semiconductors 功能描述:IC 8BIT MCU SMD 87C552 PLCC68 |
發(fā)布緊急采購，3分鐘左右您將得到回復。