參數(shù)資料
型號(hào): PALCE20V8H-25PI/4
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: EE CMOS 24-Pin Universal Programmable Array Logic
中文描述: EE PLD, 25 ns, PDIP24
封裝: 0.300 INCH, SKINNY, PLASTIC, DIP-24
文件頁數(shù): 1/25頁
文件大?。?/td> 479K
代理商: PALCE20V8H-25PI/4
Publication# 16491
Rev: F
Amendment/0
Issue Date: September 2000
USE
GAL
DEVICES
FOR
NEW
DESIGNS
PALCE20V8 Family
EE CMOS 24-Pin Universal
Programmable Array Logic
DISTINCTIVE CHARACTERISTICS
x
Pin and function compatible with all PAL 20V8 devices
x
Electrically erasable CMOS technology provides recongurable logic and full testability
x
High-speed CMOS technology
— 5-ns propagation delay for “-5” version
— 7.5-ns propagation delay for “-7” version
x
Direct plug-in replacement for a wide range of 24-pin PAL devices
x
Programmable enable/disable control
x
Outputs individually programmable as registered or combinatorial
x
Peripheral Component Interconnect (PCI) compliant
x
Preloadable output registers for testability
x
Automatic register reset on power-up
x
Cost-effective 24-pin plastic SKINNY DIP and 28-pin PLCC packages
x
Extensive third-party software and programmer support
x
Fully tested for 100% programming and functional yields and high reliability
x
Programmable output polarity
x
5-ns version utilizes a split leadframe for improved performance
GENERAL DESCRIPTION
The PALCE20V8 is an advanced PAL device built with low-power, high-speed, electrically-
erasable CMOS technology. Its macrocells provide a universal device architecture. The
PALCE20V8 is fully compatible with the GAL20V8 and can directly replace PAL20R8 series
devices and most 24-pin combinatorial PAL devices.
Device logic is automatically congured according to the user’s design specication. A design is
implemented using any of a number of popular design software packages, allowing automatic
creation of a programming le based on Boolean or state equations. Design software also veries
the design and can provide test vectors for the nished device. Programming can be
accomplished on standard PAL device programmers.
The PALCE20V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to
implement complex logic functions easily and efciently. Multiple levels of combinatorial logic
can always be reduced to sum-of-products form, taking advantage of the very wide input gates
available in PAL devices. The equations are programmed into the device through oating-gate
cells in the AND logic array that can be erased electrically.
COM'L: H-5/7/10/15/25, Q-15/25
IND: H-15/25, Q-20/25
相關(guān)PDF資料
PDF描述
PALCE20V8Q-25PI/4 EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8H-15PC/4 KPTC 4C 4#20 SKT PLUG
PALCE20V8Q-15PC/4 KPT 19C 19#20 PIN PLUG
PALCE20V8H-5JC/5 EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-20JI/4 EE CMOS 24-Pin Universal Programmable Array Logic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PALCE20V8H-25PI5 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8H-5JC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8H-5JC/5 制造商:Advanced Micro Devices 功能描述:PROG. LOGIC DEVICE ELECTR. ERASABLE 20-INPUT 8-OUTPUT AND-OR 5 NS ACCESS TIM
PALCE20V8H-5JC4 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8H5JC5 制造商:LAT 功能描述:LATTICE S9G2A