- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369946 > PALLV16V8-10SC (LATTICE SEMICONDUCTOR CORP) Low Voltage, Zero Power 20-Pin EE CMOS Universal Programmable Array Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | PALLV16V8-10SC |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | Low Voltage, Zero Power 20-Pin EE CMOS Universal Programmable Array Logic |
| 中文描述： | EE PLD, 10 ns, PDSO20 |
| 封裝： | PLASTIC, SOIC-20 |
| 文件頁(yè)數(shù)： | 2/22頁(yè) |
| 文件大?。?/td> | 425K |
| 代理商： | PALLV16V8-10SC |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
2
PALLV16V8-10 and PALLV16V8Z-20 Families
BLOCK DIAGRAM
FUNCTIONAL DESCRIPTION
The PALLV16V8 is a low-voltage, EE CMOS version of the PALCE16V8.
The PALLV16V8Z is a low-voltage, EE CMOS version of the PALCE16V8. In addition, the
PALLV16V8Z has zero standby power and an unused product term disable feature for reduced
power consumption.
The PALLV16V8 is a universal PAL device. It has eight independently configurable macrocells
(MC
0
-MC
7
). Each macrocell can be configured as registered output, combinatorial output,
combinatorial I/O or dedicated input. The programming matrix implements a programmable AND
logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary
outputs to provide user-programmable input signal polarity. Pins 1 and 11 serve either as array
inputs or as clock (CLK) and output enable (OE), respectively, for all flip-flops.
Unused input pins should be tied directly to V
unprogrammed (disconnected) assume the logical HIGH state and product terms with both true
and complement of any input signal connected assume a logical LOW state.
CC
or GND. Product terms with all bits
The programmable functions on the PALLV16V8 are automatically configured from the user’s
design specification. The design specification is processed by development software to verify the
design and create a programming file. This file, once downloaded to a programmer, configures the
device according to the user’s desired function.
Programmable AND Array
32 x 64
MACRO
MC0
MACRO
MC1
MACRO
MC2
MACRO
MC3
MACRO
MC4
MACRO
MC5
MACRO
MC6
MACRO
MC7
OE
/I
9
I/O
0
I/O
1
I/O
2
I/O
3
I/O
4
8
I
1
- I
8
CLK/
I0
17713D-1
I/O
5
I/O
6
I/O
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PAN4820 | On-board type DC Noise Filter for Telecom |
| PAQ65D48 | Dual output DC-DC power module for TELECOM |
| PAQ65D48-3325 | Dual output DC-DC power module for TELECOM |
| PAQ65D48-5033 | Dual output DC-DC power module for TELECOM |
| PAQ65D48-2518 | Dual output DC-DC power module for TELECOM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PALLV16V8Z-20JI | 制造商: 功能描述: 制造商:undefined 功能描述: |
| PALLV16V8Z-20PI | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:Simple E2PLD, Programmable Array Logic, 20 Pin, Plastic, DIP 制造商:Lattice Semiconductor Corporation 功能描述: |
| PALLV16V8Z-20SI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
| PALLV16V8Z-25JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
| PALLV16V8Z-25PI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。