- 您現(xiàn)在的位置：買賣IC網 > PDF目錄367799 > PC755BVZFU350LD MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC PDF資料下載
參數資料
| 型號： | PC755BVZFU350LD |
| 英文描述： | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| 中文描述： | 微處理器| 32位|的CMOS | BGA封裝| 360PIN |塑料 |
| 文件頁數： | 42/48頁 |
| 文件大小： | 276K |
| 代理商： | PC755BVZFU350LD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁
42/48
PC755B/745B
The PC755B generates the clock for the external L2 synchronous data SRAMs by dividing the core clock frequency of the PC755B.
The divided-down clock is then phase-adjusted by an on-chip delay-lock-loop (DLL) circuit and should be routed from the PC755B to
the external RAMs. A separate clock output, L2SYNC_OUT is sent out half the distance to the SRAMs and then returned as an input to
the DLL on pin L2SYNC_IN so that the rising-edge of the clock as seen at the external RAMs can be aligned to the clocking of the
internal latches in the L2 bus interface.
The core-to-L2 frequency divisor for the L2 PLL is selected through the L2CLK bits of the L2CR register. Generally, the divisor must be
chosen according to the frequency supported by the external RAMs, the frequency of the PC755B core, and the phase adjustment
range that the L2 DLL supports. Figure 18 shows various example L2 clock frequencies that can be obtained for a given set of core
frequencies. The minimum L2 frequency target is 80MHz.
Table 18. Sample Core-to-L2 Frequencies
Core Frequency in MHz
1
1.5
2
2.5
3
250
250
166
125
100
83
266
266
177
133
106
89
275
275
183
138
110
92
300
300
200
150
120
100
325
325
217
163
130
108
333
333
222
167
133
111
350
350
233
175
140
117
366
366
244
183
146
122
375
375
250
188
150
125
400
400
266
200
160
133
Note :
The core and L2 frequencies are for reference only. Some examples may represent core
or L2 frequencies which are not useful, not supported, or not tested for by the PC755B;
see Section 4.2.1., “ L2 Clock AC Specifications,” for valid L2CLK frequencies. The
L2CR[L2SL] bit should be set for L2CLK frequencies less than 110 MHz.
相關PDF資料 |
PDF描述 |
|---|---|
| PC745 | PC755/745 Preliminary [Updated 06/03. 50 Pages] |
| PC745BMZFU300LD | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC |
| PC755BVZFU400LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC745BMZFU350LD | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC |
| PC745BMZFU400LD | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PC755BVZFU400LD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755CMGHU300LE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 755/745 RISC Microprocessor |
| PC755CMGHU350LE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 755/745 RISC Microprocessor |
| PC755CMGHU366LE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 755/745 RISC Microprocessor |
| PC755CMGHU400LE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 755/745 RISC Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。