5
PCM1600, PCM1601
PIN
NAME
I/O
DESCRIPTION
1
ZERO1
O
Zero Data Flag for V
OUT
1.
Zero Data Flag for V
OUT
2.
Zero Data Flag for V
OUT
3.
Zero Data Flag for V
OUT
4.
Zero Data Flag for V
OUT
5.
Zero Data Flag for V
OUT
6.
Analog Ground
2
ZERO2
O
3
ZERO3
O
4
ZERO4
O
5
ZERO5
O
6
ZERO6
O
7
AGND
—
8
V
CC
V
OUT
6
V
OUT
5
V
OUT
4
V
OUT
3
V
OUT
2
V
OUT
1
V
COM
2
V
COM
1
AGND6
—
Analog Power Supply, +5V
9
O
Voltage Output of Audio Signal Corresponding to Rch on DATA3.
10
O
Voltage Output of Audio Signal Corresponding to Lch on DATA3.
11
O
Voltage Output of Audio Signal Corresponding to Rch on DATA2.
12
O
Voltage Output of Audio Signal Corresponding to Lch on DATA2.
13
O
Voltage Output of Audio Signal Corresponding to Rch on DATA1.
14
O
Voltage Output of Audio Signal Corresponding to Lch on DATA1.
Common Voltage Output. This pin should be bypassed with a 10
μ
F capacitor to AGND.
Common Voltage Output. This pin should be bypassed with a 10
μ
F capacitor to AGND.
Analog Ground
15
O
16
O
17
—
18
V
CC
6
AGND5
—
Analog Power Supply, +5V
19
—
Analog Ground
20
V
CC
5
AGND4
—
Analog Power Supply, +5V
21
—
Analog Ground
22
V
CC
4
AGND3
—
Analog Power Supply, +5V
23
—
Analog Ground
24
V
CC
3
AGND2
—
Analog Power Supply, +5V
25
—
Analog Ground
26
V
CC
2
AGND1
—
Analog Power Supply, +5V
27
—
Analog Ground
28
V
CC
1
AGND0
—
Analog Power Supply, +5V
29
—
Analog Ground
30
V
CC
0
NC
—
Analog Power Supply, +5V
31
—
No Connection. Must be open.
32
NC
—
No Connection. Must be open.
33
MDO
O
Serial Data Output for Function Register Control Port
(3)
34
MDI
I
Serial Data Input for Function Register Control Port
(1)
35
MC
I
Shift Clock for Function Register Control Port
(1)
36
ML
I
Latch Enable for Function Register Control Port
(1)
37
RST
I
System Reset, Active LOW
(1)
38
SCLKI
I
System Clock In. Input frequency is 256, 384, 512 or 768f
S
.
(2)
Buffered Clock Output. Output frequency is 256, 384, 512, or 768f
S
and one-half of 256, 384, 512, or 768f
S.
Shift Clock Input for Serial Audio Data
(2)
39
O
40
BCK
I
41
LRCK
I
Left and Right Clock Input. This clock is equal to the sampling rate, f
S
.
(2)
Test Pin. This pin should be connected to DGND.
(1)
42
TEST
—
43
V
DD
DGND
—
Digital Power Supply, +3.3V
44
—
Digital Ground for +3.3V
45
DATA1
I
Serial Audio Data Input for V
OUT
1 and V
OUT
2
(2)
Serial Audio Data Input for V
OUT
3 and V
OUT
4
(2)
Serial Audio Data Input for V
OUT
5 and V
OUT
6
(2)
Zero Data Flag. Logical “AND” of ZERO1 through ZERO6.
46
DATA2
I
47
DATA3
I
48
ZEROA
I
NOTES: (1) Schmitt-Trigger input with internal pull-down, 5V tolerant. (2) Schmitt-Trigger input, 5V tolerant. (3) Tri-state output.
PIN ASSIGNMENTS