參數(shù)資料
型號： PEB20324
廠商： INFINEON TECHNOLOGIES AG
英文描述： ICs for Communications
中文描述： 通信集成電路
文件頁數(shù)： 47/63頁
文件大?。?/td> 705K
代理商： PEB20324
PEB 20324
PEF 20324
Electrical Characteristics
Hardware Reference Manual
47
04.99
5.7.1.2
The transaction starts when FRAME is activated (clock 2 in
figure 5-5
). A write
transaction is similar to a read transaction except no turnaround cycle is required
following the address phase. In the example, the first and second data phases complete
with zero wait cycles. The third data phase has three wait cycles inserted by the target.
Both initiator and target insert a wait cycle on clock 5. In the case where the initiator
inserts a wait cycle (clock 5), the data is held on the bus, but the byte enables are
withdrawn. The last data phase is characterized by IRDY being asserted while the
FRAME signal is deasserted. This data phase is completed when TRDY goes active
(clock 8).
PCI Write Transaction
Figure 5-5
PCI Write Transaction
ITD07576
Address
1
2
3
4
5
6
7
8
9
Bus CMD
W
CLK
FRAME
AD
C/BE
IRDY
TRDY
DEVSEL
Address
Phase
Data
Phase
Bus Transaction
BE’s-1
D
D
D
W
W
Data 1
Data 2
Data 3
BE’s-2
BE’s-3
Phase
Data
Data
Phase
相關PDF資料
PDF描述
PEF20532 2 Channel Serial Optimized Communication Controller
PEB20532 2 Channel Serial Optimized Communication Controller
PEF20534 DMA Supported Serial Communication Controller with 4 Channels
PEB20534 DMA Supported Serial Communication Controller with 4 Channels
PEB20534H-10 DMA Supported Serial Communication Controller with 4 Channels DSCC4
相關代理商/技術參數(shù)
參數(shù)描述
PEB20324HV-2.1 制造商:Siemens 功能描述:
PEB20324HV2.2 制造商:Rochester Electronics LLC 功能描述:- Bulk
PEB20324HV2.2-M128X 制造商:Rochester Electronics LLC 功能描述:- Bulk
PEB20324HV22M128X 制造商:Infineon Technologies AG 功能描述:
PEB2032HV3.2 制造商:Siemens 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*