- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367904 > PECL LTC3203B, LTC3203-1, and LTC3203B-1 Evaluation Kits PDF資料下載
參數(shù)資料
| 型號： | PECL |
| 英文描述： | LTC3203B, LTC3203-1, and LTC3203B-1 Evaluation Kits |
| 中文描述： | PECL的驅(qū)動器（188K的隨機讀寫） |
| 文件頁數(shù)： | 5/7頁 |
| 文件大小： | 188K |
| 代理商： | PECL |
AN-SETS-5
PECL Driver
ADVANCED COMMUNICATIONS
APPLICATION NOTE
Revision 2.0/August 2001 Semtech Corp.
Page 5
www.semtech.com
5
Interface Recommendations
The following table gives the input level specifications for some interface chips which may need to be driven by the
CMOS PECL output stages.
Notes: (i) This is a specification relaxation from an original figure of VDD-1V.
Using a standard termination of 50ohm to VDD-2V the CMOS PECL drivers will just comply with the input specifications
of all the above chips apart from the SK100E111.
In order to have a general solution that will satisfy all four chips, the following termination scheme is proposed:
200ohm from the output to Ground.
100ohm to VDD-1.65V (at VDD=3.3V). This can be achieved with a 200ohm resistor from the output to VDD plus
This will give the following output level range over the whole process and temperature range and for supply voltages
between 3V and 3.6V
Note that since the termination resistance is now 100ohm that any long connection runs should be implemented with
100ohm stripline on the PCB instead of the usual 50ohm.
The following plot shows operation at 155MHz with the above termination under typical conditions.
Table 5.1
Input Levels for Specific devices
Device
Symbol
Min
Max
Units
SK1500
Vih
VDD-1.25
(1)
VDD
V
Vil
0
VDD-0.2
V
SK1900
Vih
VDD-1.25
(1)
VDD
V
Vil
0
VDD-0.2
V
SK100LVE111
Vih
VDD-1.165
VDD-0.88
V
Vil
VDD-1.81
VDD-1.475
V
ACS8941
Vih
1.6
VDD
V
Vil
0
VDD
V
Table 5.2
Output Level Range for Proposed Termination Scheme
Parameter
Symbol
Min
Typ
Max
Units
Driver High
Voh
VDD-1.15
VDD-1.1
VDD-0.85
V
Driver Low
Vol
VDD-1.8
VDD-1.65
VDD-1.5
V
相關PDF資料 |
PDF描述 |
|---|---|
| PEEL153C-30 | Electrically-Erasable PLD |
| PEEL153C-35 | Voltage Comparator; Package: SO; No of Pins: 8; Temperature Range: -40°C to +85°C |
| PEEL153C-40 | Voltage Comparator; Package: PDIP; No of Pins: 8; Temperature Range: 0°C to +70°C |
| PEEL153P-30 | Electrically-Erasable PLD |
| PEEL153P-35 | Electrically-Erasable PLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PECL_RX | 制造商:AMSCO 制造商全稱:austriamicrosystems AG 功能描述:CMOS PECL Receiver |
| PECL_RX_C3 | 制造商:AMSCO 制造商全稱:austriamicrosystems AG 功能描述:CMOS PECL Receiver |
| PECL10-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| PECL10-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| PECL10-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。