- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367961 > PI6C184S THIRTEEN DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SOP|28PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | PI6C184S |
| 英文描述： | THIRTEEN DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SOP|28PIN|PLASTIC |
| 中文描述： | 13個(gè)分布式輸出時(shí)鐘驅(qū)動(dòng)器|的CMOS |?？苵 28腳|塑料 |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 580K |
| 代理商： | PI6C184S |
3
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
P8399-1 06/11/99
PI6C102-16
Spread Spectrum Clock Synthesizer
CPUCLK
(Internal)
CPUCLK
(Internal)
PCICLK_F
(Free-running)
CPU_STOP#
PCI_STOP#
PWR_DWN#
CPUCLK
(External)
Power Management Timing
Notes:
1. Clock on/off latency is defined as the number of rising edges of free running PCICLKs
between when the clock disable goes low/high to when the first valid clock comes out of
the device.
2. Power-up latency is from when PWR_DWN# goes inactive (HIGH) to when the first valid
clocks are driven from the device.
CPU_STOP# Timing Diagram
Notes:
1. All timing is referenced to the CPUCLK.
2. The Internal label means inside the chip and is a reference only.
3 CPU_STOP# is an input signal that must be made synchronous to the free running PCI_F.
4. ON/OFF latency shown in the diagram is 2 CPU clocks.
5. All other clocks continue to run undisturbed.
6. PWR_DWN# and PCI_STOP# are shown in a HIGH state.
7. Diagrams shown with respect to 66 MHz. Similar operation as CPU = 100 MHz.
l
n
g
e
l
n
g
y
c
n
e
L
K
L
C
I
C
P
g
n
n
u
r
e
e
f
s
g
d
e
g
n
f
.
N
#
P
O
T
S
_
U
P
C
)
e
a
0
1
)
e
a
e
1
1
#
P
O
T
S
_
C
P
)
e
a
0
1
)
e
a
e
1
1
#
N
W
D
_
R
W
P
)
o
p
o
l
m
r
n
1
s
m
3
)
w
o
d
r
w
o
p
0
.
a
m
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI6C185-02 | 16-Bit Parallel Low Glitch Multiplying DAC with 4-Quadrant Resistors; Package: PDIP; No of Pins: 28; Temperature Range: -40°C to +85°C |
| PI6C185Q | 8-Channel, Micropower Sampling 12-Bit Serial I/O A/D Converter; Package: SSOP; No of Pins: 24; Temperature Range: 0°C to +70°C |
| PI6C100 | 14-Bit Parallel Low Glitch Multiplying DAC with 4-Quadrant Resistors; Package: SSOP; No of Pins: 28; Temperature Range: -40°C to +85°C |
| PI6C100V | CPU System Clock Generator |
| PI6C102 | Precision Clock Synthesizer for Mobile PCs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI6C185-00 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Precision 1-7 Clock Buffer |
| PI6C185-00AL | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Precision 1-7 Clock Buffer |
| PI6C185-00AQ | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Precision 1-7 Clock Buffer |
| PI6C185-00L | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Precision 1-7 Clock Buffer |
| PI6C185-00Q | 制造商:Pericom Semiconductor Corporation 功能描述:Clock Fanout Buffer 7-OUT 20-Pin QSOP Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。