
2
PS8684B
10/30/06
PI74SSTVF16859A
13-Bit to 26-Bit Registered Buffer
Q7A
Q6A
Q5A
Q4A
Q3A
Q2A
Q1A
Q13B
VDDQ
Q12B
Q11B
Q10B
Q9B
Q8B
1
2
3
4
5
6
7
8
9
10
11
12
13
14
42
41
40
39
38
37
36
35
34
33
32
31
30
29
D10
D9
D8
D7
RESET
GND
CLK
VDDQ
VDD
VREF
D6
D5
D4
16
15
17 18 19 20 21 22 23 24 25 26 27 28
56 55 54 53 52 51 50 49 48 47 46 45 44 43
Q6B
Q7B
V
DDQ
Q5B
Q4B
Q3B
Q2B
Q1B
V
DDQ
D1
D2
V
DD
V
DDQ
D3
Q8A
V
DDQ
Q9A
Q10A
Q11A
Q12A
Q13A
V
DDQ
GND
D13
D12
V
DD
V
DDQ
D11
Pin Configuration
Note:
Stresses greater than those listed under MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other
conditions above those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
1. The input and output negative voltage ratings may be
excluded if the input and output clamp ratings are observed.
2. This value is limited to 3.6V Maximum.
3. The package thermal impedance is calculated in accordance
with JESD 51.
Maximum Ratings (Above which the useful life may be
impaired. For user guidelines, not tested.)
56-Pin
ZB
m
e
t
I
/
l
o
b
m
y
S
s
n
o
i
t
i
d
n
o
C
s
g
n
i
t
a
Rs
t
i
n
U
e
g
a
r
o
t
S
e
r
u
t
a
r
e
p
m
e
T
g
t
s
0
5
1
o
t
5
6
–C
°
e
g
a
t
l
o
V
y
l
p
u
S
V
D
r
o
V
Q
D
6
.
3
o
t
5
.
0
–
V
e
g
a
t
l
o
V
t
u
p
n
I
)
2
,
1
(
V
I
V
o
t
5
.
0
–
D
5
.
0
+
e
g
a
t
l
o
V
t
u
p
t
u
O
)
2
,
1
(
V
O
V
o
t
5
.
0
–
Q
D
5
.
0
+
p
m
a
l
C
t
u
p
n
I
t
n
e
r
u
C
I
K
I
V
,
I
0
<
V
r
o
I
V
>
D
0
5
±
A
m
p
m
a
l
C
t
u
t
u
O
t
n
e
r
u
C
I
K
O
V
,
O
0
<
V
r
o
O
V
>
Q
D
0
5
±
s
u
o
u
n
i
t
n
o
C
t
u
p
t
u
O
t
n
e
r
u
C
I
O
V
,
O
0
=
V
o
t
Q
D
0
5
±
V
D
V
,
Q
D
r
o
n
i
P
/
t
n
e
r
u
C
D
N
G
I
D
I
,
Q
D
r
oI
D
N
G
0
1
±
l
a
m
r
e
h
T
e
g
a
k
c
a
P
e
c
n
a
d
e
p
m
i
)
3
(
e
g
a
k
c
a
P
A
J
A
5
W
/
C
°
e
g
a
k
c
a
P
-
B
24
2
06-0288