- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368024 > PIC16C642 (Microchip Technology Inc.) 8-Bit EPROM Microcontrollers with Analog Comparators(每個I/O口有25mA驅(qū)動/吸收電流，可編程Vref，微控制器) PDF資料下載
參數(shù)資料
| 型號： | PIC16C642 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 8-Bit EPROM Microcontrollers with Analog Comparators(每個I/O口有25mA驅(qū)動/吸收電流，可編程Vref，微控制器) |
| 中文描述： | 8位EPROM微控制器與模擬比較器（每個的I / O口有25毫安驅(qū)動/吸收電流，可編程Vref的，微控制器） |
| 文件頁數(shù)： | 39/136頁 |
| 文件大?。?/td> | 837K |
| 代理商： | PIC16C642 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
1996 Microchip Technology Inc.
Preliminary
DS30559A-page 39
PIC16C64X & PIC16C66X
5.7
Parallel Slave Port
(PIC16C661 and PIC16C662 only)
PORTD operates as an 8-bit wide parallel slave port, or
as a microprocessor port when control bit PSPMODE
(TRISE<4>) is set. In slave mode it is asynchronously
readable and writable by the external world through
RD control input pin (RE0/RD) and WR control input pin
(RE1/WR).
It can directly interface to an 8-bit microprocessor data
bus. The external microprocessor can read or write the
PORTD latch as an 8-bit latch. Setting PSPMODE
enables port pin RE0/RD to be the RD input, RE1/WR
to be the WR input and RE2/CS to be the CS (chip
select) input. For this functionality, the corresponding
data direction bits of the TRISE register (TRISE<2:0>)
must be configured as inputs (set).
There are actually two 8-bit latches, one for data-out
(from the PIC16/17) and one for data input. The user
writes 8-bit data to PORTD data latch and reads data
from the port pin latch (note that they have the same
address). In this mode, the TRISD register is ignored
since the microprocessor is controlling the direction of
data flow.
Input Buffer Full Status Flag bit IBF (TRISE<7>) is set
if a received word is waiting to be read by the CPU.
Once the PORTD input latch is read, bit IBF is cleared.
IBF is a read only status bit. Output Buffer Full Status
Flag bit OBF (TRISE<6>) is set if a word written to
PORTD latch is waiting to be read by the external bus.
Once the PORTD output latch is read by the micropro-
cessor, bit OBF is cleared. Input Buffer Overflow Status
flag bit IBOV (TRISE<5>) is set if a second write to the
microprocessor port is attempted when the previous
word has not been read by the CPU (the first word is
retained in the buffer).
When not in Parallel Slave Port mode, bits IBF and
OBF are held clear. However, if flag bit IBOV was pre-
viously set, it must be cleared in software.
An interrupt is generated and latched into flag bit
PSPIF (PIR1<7>) when a read or a write operation is
completed. Flag bit PSPIF must be cleared by user
software. The interrupt can be disabled by clearing the
interrupt enable bit PSPIE (PIE1<7>).
FIGURE 5-12: PORTD AND PORTE AS A
PARALLEL SLAVE PORT
Data bus
WR
PORT
RD
PORT
RDx
pin
Q
D
CK
EN
Q
D
EN
One bit of PORTD
Set interrupt flag
PSPIF (PIR1<7>)
Read
Chip Select
Write
RD
CS
WR
Note: I/O pins have protection diodes to V
DD
and V
SS
.
TTL
TTL
TTL
TTL
TABLE 5-11:
REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on:
POR,
BOR
Value on all
other resets
08h
PORTD
PSP7
PSP6
PSP5
PSP4
PSP3
PSP2
PSP1
PSP0
xxxx xxxx
uuuu uuuu
09h
PORTE
—
—
—
—
—
RE2
RE1
RE0
---- -xxx
---- -uuu
89h
TRISE
IBF
OBF
IBOV
PSPMODE
—
TRISE2
TRISE1
TRISE0
0000 -111
0000 -111
0Ch
PIR1
PSPIF
(1)
PSPIE
(1)
CMIF
—
—
—
—
—
—
00-- ----
00-- ----
8Ch
Legend:
x
= unknown,
u
= unchanged,
-
= unimplemented locations read as '0'. Shaded cells are not used by the PSP.
Note 1:
These bits are reserved on the PIC16C641/642, always maintain these bits clear.
PIE1
CMIE
—
—
—
—
—
—
00-- ----
00-- ----
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC16C64A | Using the 8-Bit Parallel Slave Port(每個I/O口有25mA驅(qū)動/吸收電流,并行從動口,1路捕捉/比較/PWM的微控制器) |
| PIC16C66 | 8-Bit CMOS Microcontrollers(每個I/O口有25mA驅(qū)動/吸收電流,1路捕捉/比較/PWM的微控制器) |
| PIC16C67 | 8-Bit CMOS Microcontrollers(每個I/O口有25mA驅(qū)動/吸收電流,1路捕捉/比較/PWM的微控制器) |
| PIC16C62 | 8-Bit CMOS Microcontrollers(每個I/O口有25mA驅(qū)動/吸收電流,22個I/O,2.5V的微控制器) |
| PIC16C62A | 8-Bit CMOS Microcontrollers(每個I/O口有25mA驅(qū)動/吸收電流,22個I/O,2.5V的微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC16C642/JW | 功能描述:8位微控制器 -MCU 7KB 176 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16C642-04/SO | 功能描述:8位微控制器 -MCU 7KB 176 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16C642-04/SP | 功能描述:8位微控制器 -MCU 7KB 176 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16C642-04E/SO | 功能描述:8位微控制器 -MCU 7KB 176 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16C642-04E/SP | 功能描述:8位微控制器 -MCU 7KB 176 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。