
2006 Microchip Technology Inc.
Advance Information
DS39758B-page 305
PIC18F1230/1330
SUBFWB ..........................................................................243
SUBLW ............................................................................244
SUBULNK ........................................................................254
SUBWF ............................................................................244
SUBWFB ..........................................................................245
SWAPF ............................................................................245
T
Table Reads/Table Writes .................................................48
TBLRD .............................................................................246
TBLWT .............................................................................247
Time-out in Various Situations (table) ................................37
Timer0 ..............................................................................101
16-Bit Mode Timer Reads and Writes ......................103
Associated Registers ...............................................103
Clock Source Edge Select (T0SE Bit) ......................103
Clock Source Select (T0CS Bit) ...............................103
Interrupt ....................................................................103
Operation .................................................................103
Prescaler ..................................................................103
Switching the Assignment ................................103
Prescaler Assignment (PSA Bit) ..............................103
Prescaler Select (T0PS2:T0PS0 Bits) .....................103
Prescaler. See Prescaler, Timer0.
Timer1 ..............................................................................105
16-Bit Read/Write Mode ...........................................108
Associated Registers ...............................................109
Interrupt ....................................................................108
Operation .................................................................106
Oscillator ..........................................................105, 107
Oscillator Layout Considerations .............................107
Overflow Interrupt ....................................................105
TMR1H Register ......................................................105
TMR1L Register .......................................................105
Use as a Clock Source ............................................107
Use as a Real-Time Clock .......................................108
Timing Diagrams
A/D Conversion ........................................................286
Asynchronous Reception .........................................155
Asynchronous Transmission ....................................152
Asynchronous Transmission (Back to Back) ...........152
Automatic Baud Rate Calculation ............................150
Auto-Wake-up Bit (WUE) During
Normal Operation ............................................156
Auto-Wake-up Bit (WUE) During Sleep ...................156
BRG Overflow Sequence .........................................150
Brown-out Reset (BOR) ...........................................282
CLKO and I/O ..........................................................281
Clock/Instruction Cycle ..............................................49
Dead-Time Insertion for Complementary PWM .......129
Duty Cycle Update Times in Continuous
Up/Down Count Mode .....................................126
Duty Cycle Update Times in Continuous
Up/Down Count Mode with Double Updates ...127
Edge-Aligned PWM ..................................................126
EUSART Synchronous Receive
(Master/Slave) .................................................284
EUSART Synchronous Transmission
(Master/Slave) .................................................284
External Clock (All Modes Except PLL) ...................279
Fail-Safe Clock Monitor ............................................199
Low-Voltage Detect Characteristics .........................276
Low-Voltage Detect Operation .................................182
Override Bits in Complementary Mode ....................133
PWM Output Override Example #1 ..........................135
PWM Output Override Example #2 ..........................135
PWM Period Buffer Updates in Continuous
Up/Down Count Modes ................................... 124
PWM Period Buffer Updates in
Free-Running Mode ......................................... 124
PWM Time Base Interrupt
(Free-Running Mode) ...................................... 120
PWM Time Base Interrupt (Single-Shot Mode) ....... 121
PWM Time Base Interrupts (Continuous Up/Down
Count Mode with Double Updates) .................. 122
PWM Time Base Interrupts (Continuous
Up/Down Count Mode) .................................... 121
Reset, Watchdog Timer (WDT), Oscillator
Start-up Timer (OST), Power-up
Timer (PWRT) ................................................. 282
Send Break Character Sequence ............................ 157
Slow Rise Time (MCLR Tied to V
DD
,
V
DD
Rise > T
PWRT
) ............................................ 39
Start of Center-Aligned PWM .................................. 127
Synchronous Reception
(Master Mode, SREN) ..................................... 160
Synchronous Transmission ..................................... 158
Synchronous Transmission (Through TXEN) .......... 159
Time-out Sequence on POR w/PLL Enabled
(MCLR Tied to V
DD
) .......................................... 39
Time-out Sequence on Power-up
(MCLR Not Tied to V
DD
, Case 1) ...................... 38
Time-out Sequence on Power-up
(MCLR Not Tied to V
DD
, Case 2) ...................... 38
Time-out Sequence on Power-up
(MCLR Tied to V
DD
, V
DD
Rise < T
PWRT
) ........... 38
Timer0 and Timer1 External Clock .......................... 283
Transition for Entry to Idle Mode ............................... 30
Transition for Entry to SEC_RUN Mode .................... 27
Transition for Entry to Sleep Mode ............................ 29
Transition for Two-Speed Start-up
(INTOSC to HSPLL) ........................................ 197
Transition for Wake from Idle to Run Mode ............... 30
Transition for Wake from Sleep (HSPLL) .................. 29
Transition from RC_RUN Mode to
PRI_RUN Mode ................................................. 28
Transition from SEC_RUN Mode to
PRI_RUN Mode (HSPLL) .................................. 27
Transition to RC_RUN Mode ..................................... 28
Timing Diagrams and Specifications ............................... 279
CLKO and I/O Requirements ................................... 281
EUSART Synchronous Receive
Requirements .................................................. 284
EUSART Synchronous Transmission
Requirements .................................................. 284
External Clock Requirements .................................. 279
PLL Clock ................................................................ 280
Reset, Watchdog Timer, Oscillator Start-up
Timer, Power-up Timer and Brown-out
Reset Requirements ........................................ 282
Timer0 and Timer1 External Clock
Requirements .................................................. 283
Top-of-Stack Access .......................................................... 46
TSTFSZ ........................................................................... 248
Two-Speed Start-up ................................................. 184, 197
Two-Word Instructions
Example Cases ......................................................... 50
TXSTA Register
BRGH Bit ................................................................. 145