![](http://datasheet.mmic.net.cn/260000/PIC18F4523_datasheet_15942930/PIC18F4523_379.png)
2007 Microchip Technology Inc.
Preliminary
DS39755B-page 377
PIC18F2423/2523/4423/4523
INDEX
A
A/D ...................................................................................227
A/D Converter Interrupt, Configuring .......................231
Acquisition Requirements ........................................232
ADCON0 Register ....................................................227
ADCON1 Register ....................................................227
ADCON2 Register ....................................................227
ADRESH Register ............................................227, 230
ADRESL Register ....................................................227
Analog Port Pins, Configuring ..................................234
Associated Registers ...............................................236
Calculating the Minimum Required
Acquisition Time ..............................................232
Configuring the Module ............................................231
Conversion Clock (T
AD
) ...........................................233
Conversion Status (GO/DONE Bit) ..........................230
Conversions .............................................................235
Converter Characteristics ........................................360
Discharge .................................................................235
Operation in Power-Managed Modes ......................234
Selecting and Configuring
Acquisition Time ..............................................233
Special Event Trigger (CCP) ....................................236
Use of the CCP2 Trigger ..........................................236
Absolute Maximum Ratings .............................................325
AC (Timing) Characteristics .............................................342
Load Conditions for Device
Timing Specifications .......................................343
Parameter Symbology .............................................342
Temperature and Voltage Specifications .................343
Timing Conditions ....................................................343
AC Characteristics
Internal RC Accuracy ...............................................345
Access Bank
Mapping with Indexed Literal
Offset Mode .......................................................72
ACKSTAT ........................................................................195
ACKSTAT Status Flag .....................................................195
ADCON0 Register ............................................................227
GO/DONE Bit ...........................................................230
ADCON1 Register ............................................................227
ADCON2 Register ............................................................227
ADDFSR ..........................................................................314
ADDLW ............................................................................277
ADDULNK ........................................................................314
ADDWF ............................................................................277
ADDWFC .........................................................................278
ADRESH Register ............................................................227
ADRESL Register ....................................................227, 230
Analog-to-Digital Converter.
See
A/D.
ANDLW ............................................................................278
ANDWF ............................................................................279
Assembler
MPASM Assembler ..................................................322
B
Bank Select Register (BSR) ...............................................59
Baud Rate Generator .......................................................191
BC ....................................................................................279
BCF ..................................................................................280
BF ....................................................................................195
BF Status Flag .................................................................195
Block Diagrams
A/D ........................................................................... 230
Analog Input Model .................................................. 231
Baud Rate Generator .............................................. 191
Capture Mode Operation ......................................... 141
Comparator Analog Input Model .............................. 241
Comparator I/O Operating Modes ........................... 238
Comparator Output .................................................. 240
Comparator Voltage Reference ............................... 244
Comparator Voltage Reference
Output Buffer Example .................................... 245
Compare Mode Operation ....................................... 142
Device Clock .............................................................. 28
Enhanced PWM ....................................................... 149
EUSART Receive .................................................... 217
EUSART Transmit ................................................... 215
External Power-on Reset Circuit
(Slow V
DD
Power-up) ........................................ 43
Fail-Safe Clock Monitor (FSCM) .............................. 265
Generic I/O Port ....................................................... 105
High/Low-Voltage Detect with External Input .......... 248
Interrupt Logic ............................................................ 92
MSSP (I
2
C Master Mode) ........................................ 189
MSSP (I
2
C Mode) .................................................... 170
MSSP (SPI Mode) ................................................... 161
On-Chip Reset Circuit ................................................ 41
PIC18F2423/2523 ..................................................... 10
PIC18F4423/4523 ..................................................... 11
PLL (HS Mode) .......................................................... 25
PORTD and PORTE (Parallel Slave Port) ............... 120
PWM Operation (Simplified) .................................... 144
Reads from Flash Program Memory ......................... 77
Single Comparator ................................................... 239
Table Read Operation ............................................... 73
Table Write Operation ............................................... 74
Table Writes to Flash Program Memory .................... 79
Timer0 in 16-Bit Mode ............................................. 124
Timer0 in 8-Bit Mode ............................................... 124
Timer1 ..................................................................... 128
Timer1 (16-Bit Read/Write Mode) ............................ 128
Timer1 LP Oscillator ................................................ 129
Timer2 ..................................................................... 134
Timer3 ..................................................................... 136
Timer3 (16-Bit Read/Write Mode) ............................ 136
Watchdog Timer ...................................................... 262
BN .................................................................................... 280
BNC ................................................................................. 281
BNN ................................................................................. 281
BNOV .............................................................................. 282
BNZ ................................................................................. 282
BOR.
See
Brown-out Reset.
BOV ................................................................................. 285
BRA ................................................................................. 283
BRG.
See
Baud Rate Generator.
Brown-out Reset (BOR) ..................................................... 44
Detecting ................................................................... 44
Disabling in Sleep Mode ............................................ 44
Software Enabled ...................................................... 44
BSF .................................................................................. 283
BTFSC ............................................................................. 284
BTFSS ............................................................................. 284
BTG ................................................................................. 285
BZ .................................................................................... 286