參數(shù)資料
型號(hào)： PIC18F45J10T-E/PT
廠商： Microchip Technology
文件頁(yè)數(shù)： 77/80頁(yè)
文件大小： 0K
描述： IC PIC MCU FLASH 16KX16 44TQFP
標(biāo)準(zhǔn)包裝： 1,200
系列： PIC® 18F
核心處理器： PIC
芯體尺寸： 8-位
速度： 40MHz
連通性： I²C，SPI，UART/USART
外圍設(shè)備： 欠壓檢測(cè)/復(fù)位，POR，PWM，WDT
輸入/輸出數(shù)： 32
程序存儲(chǔ)器容量： 32KB（16K x 16）
程序存儲(chǔ)器類型： 閃存
RAM 容量： 1K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 13x10b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 44-TQFP
包裝： 帶卷 (TR)
配用： AC162074-ND - HEADER INTRFC MPLAB ICD2 44TQFP
MA180013-ND - MODULE PLUG-IN 18F45J10 44TQFP
AC162067-ND - HEADER INTRFC MPLAB ICD2 40/28P
AC164330-ND - MODULE SKT FOR 44TQFP 18F45J10
Micrel, Inc.
KSZ8851SNL/SNLI
August 2009
79
M9999-083109-2.0
Acronyms and Glossary
BIU
Bus Interface Unit
The host interface function that performs code conversion,
buffering, and the like required for communications to and from a
network.
BPDU
Bridge Protocol Data Unit
A packet containing ports, addresses, etc. to make sure data
being passed through a bridged network arrives at its proper
destination.
CMOS
Complementary Metal Oxide Semiconductor
A common semiconductor manufacturing technique in which
positive and negative types of transistors are combined to form a
current gate that in turn forms an effective means of controlling
electrical current through a chip.
CRC
Cyclic Redundancy Check
A common technique for detecting data transmission errors. CRC
for Ethernet is 32 bits long.
Cut-through Switch
A switch typically processes received packets by reading
in the full packet (storing), then processing the packet to determine
where it needs to go, then forwarding it. A cut-through switch
simply reads in the first bit of an incoming packet and forwards the
packet. Cut-through switches do not store the packet.
DA
Destination Address
The address to send packets.
DMA
Direct Memory Access
A design in which memory on a chip is controlled independently of
the CPU.
EEPROM
Electronically Erasable Programmable
A design in which memory on a chip can be erased by
Read-only Memory
exposing it to an electrical charge.
EISA
Extended Industry Standard Architecture
A bus architecture designed for PCs using 80x86 processors, or
an Intel 80386, 80486 or Pentium microprocessor. EISA buses
are 32 bits wide and support multiprocessing.
EMI
Electro-Magnetic Interference
A naturally occurring phenomena when the electromagnetic field
of one device disrupts, impedes or degrades the electromagnetic
field of another device by coming into proximity with it. In computer
technology, computer devices are susceptible to EMI because
electromagnetic fields are a byproduct of passing electricity
through a wire. Data lines that have not been properly shielded
are susceptible to data corruption by EMI.
FCS
Frame Check Sequence
See CRC.
FID
Frame or Filter ID
Specifies the frame identifier. Alternately is the filter identifier.
IGMP
Internet Group Management Protocol
The protocol defined by RFC 1112 for IP multicast transmissions.
IPG
Inter-Packet Gap
A time delay between successive data packets mandated by the
network standard for protocol reasons. In Ethernet, the medium
has to be "silent" (i.e., no data transfer) for a short period of time
before a node can consider the network idle and start to transmit.
IPG is used to correct timing differences between a transmitter
and receiver. During the IPG, no data is transferred, and
information in the gap can be discarded or additions inserted
without impact on data integrity.
ISI
Inter-Symbol Interference
The disruption of transmitted code caused by adjacent pulses
affecting or interfering with each other.
ISA
Industry Standard Architecture
A bus architecture used in the IBM PC/XT and PC/AT.
Jumbo Packet
A packet larger than the standard Ethernet packet (1500 bytes).
Large packet sizes allow for more efficient use of bandwidth, lower
overhead, less processing, etc.
MDI
Medium Dependent Interface
An Ethernet port connection that allows network hubs or switches
to connect to other hubs or switches without a null-modem, or
crossover, cable. MDI provides the standard interface to a
particular media (copper or fiber) and is therefore 'media
dependent.'
相關(guān)PDF資料
PDF描述
PIC18F4450T-I/PT IC PIC MCU FLASH 8KX16 44TQFP
PIC18F4450T-I/ML IC PIC MCU FLASH 8KX16 44QFN
PIC18F4321T-I/ML IC PIC MCU FLASH 4KX16 44QFN
PIC18F4221T-I/ML IC PIC MCU FLASH 2KX16 44QFN
PIC18F2321T-I/ML IC PIC MCU FLASH 4KX16 28QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC18F45J10T-I/ML 功能描述:8位微控制器 -MCU 32 KB FL 1024 RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F45J10T-I/PT 功能描述:8位微控制器 -MCU 32 KB FL 1024 RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F45J11-I/ML 功能描述:8位微控制器 -MCU 32KB Flash 4KBRAM 12MIPS nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F45J11-I/PT 功能描述:8位微控制器 -MCU 32KB Flash 4KBRAM 12MIPS nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F45J11T-I/ML 功能描述:8位微控制器 -MCU 32KB Flash 4KBRAM 12MIPS nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*