- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3841 > PIC18F47J53-I/PT (Microchip Technology)IC PIC MCU 128KB FLASH 44TQFP PDF資料下載
參數(shù)資料
| 型號： | PIC18F47J53-I/PT |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 51/71頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PIC MCU 128KB FLASH 44TQFP |
| 產品培訓模塊： | 8-bit PIC® Microcontroller Portfolio |
| 標準包裝： | 160 |
| 系列： | PIC® XLP™ 18F |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 48MHz |
| 連通性： | I²C，LIN，SPI，UART/USART，USB |
| 外圍設備： | 欠壓檢測/復位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 34 |
| 程序存儲器容量： | 128KB（64K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 3.8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.15 V ~ 3.6 V |
| 數(shù)據(jù)轉換器： | A/D 13x10b/12b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 管件 |
| 配用： | MA180029-ND - BOARD DEMO PIC18F47J53 FS USB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
2010-2012 Microchip Technology Inc.
DS41412F-page 55
PIC18(L)F2X/4XK22
3.6
Selective Peripheral Module
Control
Idle mode allows users to substantially reduce power
consumption by stopping the CPU clock. Even so,
peripheral modules still remain clocked, and thus, con-
sume power. There may be cases where the applica-
tion needs what IDLE mode does not provide: the
allocation of power resources to the CPU processing
with minimal power consumption from the peripherals.
PIC18(L)F2X/4XK22
family
devices
address
this
requirement by allowing peripheral modules to be
selectively disabled, reducing or eliminating their
power consumption. This can be done with control bits
in the Peripheral Module Disable (PMD) registers.
These bits generically named XXXMD are located in
control registers PMD0, PMD1 or PMD2.
Setting the PMD bit for a module disables all clock
sources
to
that
module,
reducing
its
power
consumption to an absolute minimum. In this state,
power to the control and status registers associated
with the peripheral is removed. Writes to these
registers have no effect and read values are invalid.
Clearing a set PMD bit restores power to the
associated control and status registers, thereby setting
those registers to their default values.
3.7
Register Definitions: Peripheral Module Disable
REGISTER 3-1:
PMD0: PERIPHERAL MODULE DISABLE REGISTER 0
R/W-0
UART2MD
UART1MD
TMR6MD
TMR5MD
TMR4MD
TMR3MD
TMR2MD
TMR1MD
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
UART2MD: UART2 Peripheral Module Disable Control bit
1
= Module is disabled, Clock Source is disconnected, module does not draw digital power
0
= Module is enabled, Clock Source is connected, module draws digital power
bit 6
UART1MD: UART1 Peripheral Module Disable Control bit
1
= Module is disabled, Clock Source is disconnected, module does not draw digital power
0
= Module is enabled, Clock Source is connected, module draws digital power
bit 5
TMR6MD: Timer6 Peripheral Module Disable Control bit
1
= Module is disabled, Clock Source is disconnected, module does not draw digital power
0
= Module is enabled, Clock Source is connected, module draws digital power
bit 4
TMR5MD: Timer5 Peripheral Module Disable Control bit
1
= Module is disabled, Clock Source is disconnected, module does not draw digital power
0
= Module is enabled, Clock Source is connected, module draws digital power
bit 3
TMR4MD: Timer4 Peripheral Module Disable Control bit
1
= Module is disabled, Clock Source is disconnected, module does not draw digital power
0
= Module is enabled, Clock Source is connected, module draws digital power
bit 2
TMR3MD: Timer3 Peripheral Module Disable Control bit
1
= Module is disabled, Clock Source is disconnected, module does not draw digital power
0
= Module is enabled, Clock Source is connected, module draws digital power
bit 1
TMR2MD: Timer2 Peripheral Module Disable Control bit
1
= Module is disabled, Clock Source is disconnected, module does not draw digital power
0
= Module is enabled, Clock Source is connected, module draws digital power
bit 0
TMR1MD: Timer1 Peripheral Module Disable Control bit
1
= Module is disabled, Clock Source is disconnected, module does not draw digital power
0
= Module is enabled, Clock Source is connected, module draws digital power
相關PDF資料 |
PDF描述 |
|---|---|
| DSPIC30F1010-30I/SP | IC DSPIC MCU/DSP 6K 28DIP |
| PIC24FJ64GB002-I/ML | IC MCU 16BIT 64KB FLASH 28QFN |
| 52746-1270 | CONN FFC 12POS .5MM R/A ZIF SMD |
| TS80C31X2-MCE | IC MCU 8BIT 40/20MHZ 44-VQFP |
| 52746-0870 | CONN FFC 8POS .5MM R/A ZIF SMD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PIC18F47J53T-I/ML | 功能描述:8位微控制器 -MCU USB 128KB Flash 4KB RAM 12 MIPS 12b ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC18F47J53T-I/PT | 功能描述:8位微控制器 -MCU USB 128KB Flash 4KB RAM 12 MIPS 12b ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC18F6310-E/PT | 功能描述:8位微控制器 -MCU 16kBF 768RM 68I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC18F6310-I/PT | 功能描述:8位微控制器 -MCU 16kBF 768RM 68I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC18F6310-I/PT | 制造商:Microchip Technology Inc 功能描述:8 Bit Microcontroller Clock Speed:40MHz |
發(fā)布緊急采購，3分鐘左右您將得到回復。