PIC18F6310/6410/8310/8410
DS39635A-page 52
Preliminary
2004 Microchip Technology Inc.
4.4
Brown-out Reset (BOR)
PIC18F6310/6410/8310/8410 devices implement a
BOR circuit that provides the user with a number of
configuration and power-saving options. The BOR is
controlled
by
the
BOREN1:BOREN0 configuration bits. There are a total
of four BOR configurations, which are summarized in
Table 4-1.
The BOR threshold is set by the BORV1:BORV0 bits. If
BOR is enabled (any values of BOREN1:BOREN0
except ‘
00
’), any drop of V
DD
below V
BOR
(parameter D005) for greater than T
BOR
(parameter 35)
will reset the device. A Reset may or may not occur if
V
DD
falls below V
BOR
for less than T
BOR
. The chip will
remain in Brown-out Reset until V
DD
rises above V
BOR
.
If the Power-up Timer is enabled, it will be invoked after
V
DD
rises above V
BOR
; it then will keep the chip in
Reset
for
an
additional
(parameter 33). If V
DD
drops below V
BOR
while the
Power-up Timer is running, the chip will go back into a
Brown-out Reset and the Power-up Timer will be
initialized. Once V
DD
rises above V
BOR
, the Power-up
Timer will execute the additional time delay.
BOR and the Power-up Timer (PWRT) are
independently configured. Enabling the BOR Reset
does not automatically enable the PWRT.
BORV1:BORV0
and
time
delay,
T
PWRT
4.4.1
When BOREN1:BOREN0 =
01
, the BOR can be
enabled or disabled by the user in software. This is
done with the control bit, SBOREN (RCON<6>).
Setting SBOREN enables the BOR to function as
previously described. Clearing SBOREN disables the
BOR entirely. The SBOREN bit operates only in this
mode; otherwise, it is read as ‘
0
’.
SOFTWARE ENABLED BOR
Placing the BOR under software control gives the user
the additional flexibility of tailoring the application to its
environment without having to reprogram the device to
change the BOR configuration. It also allows the user
to tailor device power consumption in software by
eliminating the incremental current that the BOR
consumes. While the BOR current is typically very
small, it may have some impact in low-power
applications.
4.4.2
DETECTING BOR
When BOR is enabled, the BOR bit always resets to ‘
0
’
on any BOR or POR event. This makes it difficult to
determine if a BOR event has occurred just by reading
the state of BOR alone. A more reliable method is to
simultaneously check the state of both POR and BOR.
This assumes that the POR bit is reset to ‘
1
’ in software
immediately after any POR event. IF BOR is ‘
0
’ while
POR is ‘
1
’, it can be reliably assumed that a BOR event
has occurred.
4.4.3
DISABLING BOR IN SLEEP MODE
When BOREN1:BOREN0 =
10
, the BOR remains
under hardware control and operates as previously
described. Whenever the device enters Sleep mode,
however, the BOR is automatically disabled. When the
device returns to any other operating mode, BOR is
automatically re-enabled.
This mode allows for applications to recover from
brown-out situations, while actively executing code,
when the device requires BOR protection the most. At
the same time, it saves additional power in Sleep mode
by eliminating the small incremental BOR current.
TABLE 4-1:
BOR CONFIGURATIONS
Note:
Even when BOR is under software control,
the BOR Reset voltage level is still set by
the BORV1:BORV0 configuration bits. It
cannot be changed in software.
BOR Configuration
Status of
SBOREN
(RCON<6>)
BOR Operation
BOREN1
BOREN0
0
0
Unavailable
Available
Unavailable
BOR is disabled; must be enabled by reprogramming the configuration bits.
BOR is enabled in software; operation controlled by SBOREN.
BOR is enabled in hardware and active during the Run and Idle modes,
disabled during Sleep mode.
BOR is enabled in hardware; must be disabled by reprogramming the
configuration bits.
0
1
1
0
1
1
Unavailable