
PIC18F6X2X/8X2X
DS39612A-page 242
Advance Information
2003 Microchip Technology Inc.
FIGURE 20-3:
A/D CONVERSION T
AD
CYCLES
TABLE 20-2:
SUMMARY OF A/D REGISTERS
T
AD
1 T
AD
2 T
AD
3 T
AD
4 T
AD
5 T
AD
6 T
AD
7 T
AD
8
b8
b7
b6
T
AD
11
b0
Set GO bit
Holding capacitor is disconnected from analog input (typically 100 ns)
b9
b5
b4
b3
b2
T
AD
9 T
AD
10
b1
b0
T
CY
- T
AD
Next Q4: ADRESH/ADRESL is loaded, GO bit is cleared,
ADIF bit is set, holding capacitor is connected to analog input.
Conversion starts
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Value on
all other
RESETS
INTCON
GIE/
GIEH
PSPIF
PSPIE
PSPIP
—
—
—
A/D Result Register High Byte
A/D Result Register Low Byte
PEIE/
GIEL
ADIF
ADIE
ADIP
CMIF
CMIE
CMIP
TMR0IE
INT0IE
RBIE
TMR0IF
INT0IF
RBIF
0000 0000
0000 0000
PIR1
PIE1
IPR1
PIR2
PIE2
IPR2
ADRESH
ADRESL
RCIF
RCIE
RCIP
—
—
—
TXIF
TXIE
TXIP
—
—
—
SSPIF
SSPIE
SSPIP
BCLIF
BCLIE
BCLIP
CCP1IF
CCP1IE
CCP1IP
LVDIF
LVDIE
LVDIP
TMR2IF
TMR2IE
TMR2IP
TMR3IF
TMR3IE
TMR3IP
TMR1IF
TMR1IE
TMR1IP
CCP2IF
CCP2IE
CCP2IP
0000 0000
0000 0000
0000 0000
0000 0000
1111 1111
1111 1111
-0-- 0000
-0-- 0000
-0-- 0000
-0-- 0000
-0-- 0000
-0-- 0000
xxxx xxxx
uuuu uuuu
xxxx xxxx
uuuu uuuu
ADCON0
ADCON1
ADCON2
PORTA
TRISA
PORTF
LATF
TRISF
PORTH
(1)
LATH
(1)
TRISH
(1)
Legend:
Note
—
—
—
—
—
RA6
CHS3
VCFG1
ACQT2
RA5
CHS3
VCFG0
ACQT1
RA4
CHS1
PCFG3
ACQT0
RA3
CHS0
PCFG2
ADCS2
RA2
GO/DONE
PCFG1
ADCS1
RA1
ADON
PCFG0
ADCS0
RA0
--00 0000
--00 0000
--00 0000
--00 0000
ADFM
—
—
RF7
LATF7
PORTF Data Direction Control Register
RH7
RH6
LATH7
LATH6
PORTH Data Direction Control Register
x
= unknown,
u
= unchanged, - = unimplemented, read as ‘0’. Shaded cells are not used for A/D conversion.
Implemented on PIC18F8X2X devices only.
0--- -000
0--- -000
--0x 0000
--0u 0000
PORTA Data Direction Register
RF6
RF5
LATF6
LATF5
--11 1111
--11 1111
RF4
LATF4
RF3
LATF3
RF2
LATF2
RF1
LATF1
RF0
LATF0
x000 0000
u000 0000
xxxx xxxx
uuuu uuuu
1111 1111
1111 1111
RH5
LATH5
RH4
LATH4
RH3
LATH3
RH2
LATH2
RH1
LATH1
RH0
LATH0
0000 xxxx
0000 xxxx
xxxx xxxx
uuuu uuuu
1111 1111
1111 1111
1: