- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368026 > PIC27CR43 (Microchip Technology Inc.) High-Performance 8-Bit CMOS EPROM/ROM Microcontroller(每個(gè)I/O口有20mA吸收,35mA驅(qū)動(dòng),4K位PROM，微控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | PIC27CR43 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | High-Performance 8-Bit CMOS EPROM/ROM Microcontroller(每個(gè)I/O口有20mA吸收,35mA驅(qū)動(dòng),4K位PROM，微控制器) |
| 中文描述： | 高性能的8位CMOS存儲(chǔ)器/ ROM的微控制器（每個(gè)的I / O口有20mA的吸收，35毫安驅(qū)動(dòng)，4K的位胎膜早破，微控制器） |
| 文件頁(yè)數(shù)： | 95/241頁(yè) |
| 文件大?。?/td> | 1548K |
| 代理商： | PIC27CR43 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)當(dāng)前第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)
1996 Microchip Technology Inc.
DS30412B-page 95
PIC17C4X
13.3.2
USART SYNCHRONOUS MASTER
RECEPTION
Once synchronous mode is selected, reception is
enabled by setting either the SREN (RCSTA<5>) bit or
the CREN (RCSTA<4>) bit. Data is sampled on the
RA4/RX/DT pin on the falling edge of the clock. If SREN
is set, then only a single word is received. If CREN is
set, the reception is continuous until CREN is reset. If
both bits are set, then CREN takes precedence. After
clocking the last bit, the received data in the Receive
Shift Register (RSR) is transferred to RCREG (if it is
empty). If the transfer is complete, the interrupt bit RCIF
(PIR<0>) is set. The actual interrupt can be
enabled/disabled
by
RCIE (PIE<0>) bit. RCIF is a read only bit which is
RESET by the hardware. In this case it is reset when
RCREG has been read and is empty. RCREG is a dou-
ble buffered register; i.e., it is a two deep FIFO. It is pos-
sible for two bytes of data to be received and
transferred to the RCREG FIFO and a third byte to
begin shifting into the RSR. On the clocking of the last
bit of the third byte, if RCREG is still full, then the over-
run error bit OERR (RCSTA<1>) is set. The word in the
RSR will be lost. RCREG can be read twice to retrieve
the two bytes in the FIFO. The OERR bit has to be
cleared in software. This is done by clearing the CREN
bit. If OERR bit is set, transfers from RSR to RCREG
are inhibited, so it is essential to clear OERR bit if it is
set. The 9th receive bit is buffered the same way as the
receive data. Reading the RCREG register will allow
the RX9D and FERR bits to be loaded with values for
the next received data; therefore, it is essential for the
user to read the RCSTA register before reading
RCREG in order not to lose the old FERR and RX9D
information.
setting/clearing
the
Steps to follow when setting up a Synchronous Master
Reception:
1.
Initialize the SPBRG register for the appropriate
baud rate. See Section 13.1 for details.
2.
Enable the synchronous master serial port by
setting bits SYNC, SPEN, and CSRC.
3.
If interrupts are desired, then set the RCIE bit.
4.
If 9-bit reception is desired, then set the RX9 bit.
5.
If a single reception is required, set bit SREN.
For continuous reception set bit CREN.
6.
The RCIF bit will be set when reception is com-
plete and an interrupt will be generated if the
RCIE bit was set.
7.
Read RCSTA to get the ninth bit (if enabled) and
determine if any error occurred during reception.
8.
Read the 8-bit received data by reading
RCREG.
9.
If any error occurred, clear the error by clearing
CREN.
Note:
To terminate a reception, either clear the
SREN and CREN bits, or the SPEN bit.
This will reset the receive logic, so that it
will be in the proper state when receive is
re-enabled.
FIGURE 13-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
CREN bit
DT
CK
Write to the
SREN bit
SREN bit
RCIF bit
Read
RCREG
Note: Timing diagram demonstrates SYNC master mode with SREN = 1.
Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4
Q2
Q1Q2Q3Q4Q1Q2Q3Q4 Q1Q2Q3Q4Q1Q2Q3Q4 Q1Q2Q3Q4Q1Q2Q3Q4 Q1Q2Q3Q4
'0'
bit0
bit1
bit2
bit3
bit4
bit5
bit6
bit7
'0'
Q1Q2Q3Q4
(RA4/RX/DT pin)
(RA5/TX/CK pin)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC17C752 | 64/68 Pin 8 Bit High-Performance 8-Bit CMOS EPROM/ROM Microcontroller(驅(qū)動(dòng)/吸收電流高，4路捕捉，3路PWM) |
| PIC17C756 | 64/68 Pin 8 Bit High-Performance 8-Bit CMOS EPROM/ROM Microcontroller(驅(qū)動(dòng)/吸收電流高，4路捕捉，3路PWM的微控制器) |
| pic17c756a | 64/68-Pin 8-Bit OTP High-Performance Microcontroller(具ADC的8位CMOS微控制器) |
| PIC17FR42 | High-Performance 8-Bit CMOS FlexROM Microcontroller(每個(gè)I/O口有25mA驅(qū)動(dòng)/吸收電流,并行從動(dòng)口,2路捕捉/PWM的微控制器) |
| PIC17FR43 | High-Performance 8-Bit CMOS FlexROM Microcontroller(每個(gè)I/O口有25mA驅(qū)動(dòng)/吸收電流,并行從動(dòng)口,2路捕捉/PWM的微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC-28041TM2 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Optoelectronic |
| PIC-28042TM2 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Optoelectronic |
| PIC-28043TM2 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Optoelectronic |
| PIC-28044TM2 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Optoelectronic |
| PIC-28045TM2 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Optoelectronic |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。