參數(shù)資料
型號: PLC18V8Z35DB
廠商: NXP SEMICONDUCTORS
元件分類: PLD
英文描述: Zero standby power CMOS versatile PAL devices
中文描述: OT PLD, 35 ns, PDSO20
封裝: 5.30 MM, PLASTIC, MO-150AE, SOT-339-1, SSOP-20
文件頁數(shù): 16/23頁
文件大?。?/td> 225K
代理商: PLC18V8Z35DB
P
P
P
Z
C
1
1
*
*
T
E
R
M
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
8
9
7
6
5
4
3
2
1
0
8
9
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
2
2
3
3
3
3
3
3
3
3
3
3
4
4
4
4
4
4
4
4
4
4
5
5
5
5
5
5
5
5
5
5
6
6
6
6
6
6
6
6
6
6
7
7
S
A
P
D
A
A
A
A
A
A
A
A
D
A
A
A
A
A
A
A
A
D
A
A
A
A
A
A
A
A
D
A
A
A
A
A
A
A
A
D
A
A
A
A
A
A
A
A
D
A
A
A
A
A
A
A
A
D
A
A
A
A
A
A
A
A
D
A
A
A
A
A
A
A
A
1
9
8
7
6
5
4
3
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
VNAME
A
O
C
I
F
F
A
O
CUSTOMER NAME
PURCHASE ORDER #
PHILIPS DEVICE #
CF(XXXX)
CUSTOMER SYMBOLIZED PART #
TOTAL NUMBER OF PARTS
PROGRAM TABLE #
REV.
DATE
NOTES:
In the unprogrammed or virgin state:
All AND gate locations are pulled to a logic “0” (Low).
Output polarity is inverting.
Pins 1 and 11 are configured as inputs 0 and 9, respectively, via
the configuration cell. The clock and OE functions are disabled.
All output macro cells (OMC) are configured as combinatorial I/O,
with the outputs disabled via the direction control term.
I
I
I
*
O
H
L
A
C
O
R
(
F
F
B
D
I
O
B
O
O
N
I
H
L
C
P
P
L
H
D
I
D
O
T
D
A
D
A
N
P
S
相關(guān)PDF資料
PDF描述
PLC18V8Z35DH Zero standby power CMOS versatile PAL devices
PLC18V8Z35N Zero standby power CMOS versatile PAL devices
PLC18V8ZIDH Zero standby power CMOS versatile PAL devices
PLC18V8ZIA Zero standby power CMOS versatile PAL devices
PLC42VA12IA UV-Erasable/OTP PLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLC18V8Z35DH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Zero standby power CMOS versatile PAL devices
PLC18V8Z35N 制造商:NXP Semiconductors 功能描述:
PLC18V8Z35ZIA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD
PLC18V8Z35ZIFA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD
PLC18V8Z35ZIN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD