參數(shù)資料
型號: PLC18V8Z35DH
廠商: NXP SEMICONDUCTORS
元件分類: PLD
英文描述: Zero standby power CMOS versatile PAL devices
中文描述: OT PLD, 35 ns, PDSO20
封裝: 4.40 MM, PLASTIC, MO-153AC, SOT-360-1, TSSOP-20
文件頁數(shù): 5/23頁
文件大?。?/td> 225K
代理商: PLC18V8Z35DH
Philips Semiconductors
Product specification
PLC18V8Z
Zero standby power
CMOS versatile PAL devices
1997 Aug 08
5
LOGIC DIAGRAM
Pins 1 and 11 are configured as Inputs 0 and 9, respectively, via the configuration cell. The clock and OE
functions are disabled.
All output macro cells (OMC) are configured as bidirectional I/O, with the outputs disabled via the direc-
tion term.
Denotes a programmable cell location.
1
2
3
4
5
6
7
8
9
NOTES:
In the unprogrammed or virgin state:
All cells are in a conductive state.
All AND gate locations are pulled to a logic “0” (Low).
Output polarity is inverting.
0
4
8
12
16
20
24
28
32
35
SP
AR
CLK
OE
AC1
AC2
DIR
CLK
F7
19
11
SP
AR
CLK
OE
AC1
AC2
DIR
F6
18
SP
AR
CLK
OE
AC1
AC2
DIR
F5
17
SP
AR
CLK
OE
AC1
AC2
DIR
F4
16
SP
AR
CLK
OE
AC1
AC2
DIR
F3
15
SP
AR
CLK
OE
AC1
AC2
DIR
F2
14
SP
AR
CLK
OE
AC1
AC2
DIR
F1
13
SP
AR
CLK
OE
AC1
AC2
DIR
F0
12
SP
AR
I9/OE
I0/CLK
I1
I2
I3
I4
I5
I6
I7
I8
I
0
I
0
I
9
I
9
I
8
I
8
F
0
F
0
I
7
I
7
F
1
F
1
I
6
I
6
F
2
F
2
I
5
I
5
F
3
F
3
I
4
I
4
F
4
F
4
I
3
I
3
F
5
F
5
I
2
I
2
F
6
F
6
I
1
I
1
F
7
F
7
CONFIG.
CELL
SP00012
相關(guān)PDF資料
PDF描述
PLC18V8Z35N Zero standby power CMOS versatile PAL devices
PLC18V8ZIDH Zero standby power CMOS versatile PAL devices
PLC18V8ZIA Zero standby power CMOS versatile PAL devices
PLC42VA12IA UV-Erasable/OTP PLD
PLC42VA12 CMOS programmable multi-function PLD 42 】 105 】 12
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLC18V8Z35N 制造商:NXP Semiconductors 功能描述:
PLC18V8Z35ZIA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD
PLC18V8Z35ZIFA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD
PLC18V8Z35ZIN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD
PLC18V8ZIA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Zero standby power CMOS versatile PAL devices