- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄370005 > PLL103-02XI (Electronic Theatre Controls, Inc.) DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS PDF資料下載
參數(shù)資料
| 型號(hào)： | PLL103-02XI |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS |
| 中文描述： | DDR SDRAM的緩沖器，用于4 DDR內(nèi)存臺(tái)式機(jī) |
| 文件頁(yè)數(shù)： | 2/7頁(yè) |
| 文件大?。?/td> | 208K |
| 代理商： | PLL103-02XI |
PLL103-02
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 11/07/00 Page 2
PIN DESCRIPTIONS
Name
Number
Type
Description
FBOUT
1
O
Feedback clock for chipset. Output voltage depends on VDD3.3_2.5V.
BUF_IN
13
I
Reference input from chipset. 3.3V input for STANDARD SDRAM mode;
2.5V input for DDR-ONLY mode.
PD
36
I
Power Down Control input. When low, it will tri-state all outputs.
Input configure for DDR-ONLY mode or STANDARD SDRAM mode.
1 = DDR-ONLY mode (when VDD3.3_2.5 select 2.5V); 0 =
STANDARD SDRAM mode (when VDD3.3_2.5 select 3.3V). In
DDR-ONLY mode, pin 4, 5, 6, 7, 10, 11, 15, 16, 19, 20, 21, 22, 27,
28, 29, 30, 33, 34, 38, 39, 42, 43, 44 and 45 will be configured as
DDR outputs. In STANDARD SDRAM mode, pin 6, 7, 11, 15, 16, 19
and 20 will be configured as STANDARD SDRAM outputs. Pin 27,
28, 29, 30, 33, 34, 38, 39, 42, 43, 44 and 45 will be configured as
DDR outputs. Pin 4, 5, 21 and 22 will be Tri-stated.
SEL_DDR
48
I
DDR[0,5:11]T
4,21,28,30,34,
39,43,45
O
These outputs provide True copies of BUF_IN.
DDR[0,5:11]C
5,22,27,29,33,
38,42,44
O
These outputs provide complementary copies of BUF_IN.
DDR[1:4]T_SDRA
M [0,2,4,6]
6,10,15,19
O
When SEL_DDR=1, these outputs provide DDR mode outputs; when
SEL_DDR=0, these outputs provide standard SDRAM mode outputs.
Voltage swing depends on VDD3.3_2.5.
DDR[1:4]C_SDRA
M [1,3,5,7]
7,11,16,20
O
When SEL_DDR=1, these outputs provide complementary copies of
BUF_IN; when SEL_DDR=0, these outputs provide standard SDRAM
mode outputs. Voltage swing depends on VDD3.3_2.5.
VDD3.3_2.5
2,8,12,17,23
P
When VDD=2.5V, SEL_DDR=1. DDR-ONLY mode is selected; when
VDD=3.3V, SEL_DDR=0. STANDARD SDRAM mode is selected.
VDD2.5
32,37,41,47
P
2.5V power supply.
GND
3,9,14,18,26,
31,35,40,46
P
Ground.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLL103-02XM | DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS |
| PLL1100A | PHASE LOCKED LOOP |
| PLL1456A | PHASE LOCKED LOOP |
| PLL1706 | RS232/EIA562/RS485 Transceivers; Package: PDIP; No of Pins: 24; Temperature Range: -40°C to +85°C |
| PLL1810A | RS232/EIA562/RS485 Transceivers; Package: PDIP; No of Pins: 24; Temperature Range: -40°C to +85°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLL103-02XM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS |
| PLL103-03 | 制造商:PLL 制造商全稱:PLL 功能描述:DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS |
| PLL103-03XC | 制造商:PLL 制造商全稱:PLL 功能描述:DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS |
| PLL103-03XI | 制造商:PLL 制造商全稱:PLL 功能描述:DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS |
| PLL103-03XM | 制造商:PLL 制造商全稱:PLL 功能描述:DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。