- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370005 > PLL103-02XM (Electronic Theatre Controls, Inc.) DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS PDF資料下載
參數(shù)資料
| 型號： | PLL103-02XM |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS |
| 中文描述： | DDR SDRAM的緩沖器，用于4 DDR內(nèi)存臺式機(jī) |
| 文件頁數(shù)： | 5/7頁 |
| 文件大?。?/td> | 208K |
| 代理商： | PLL103-02XM |
PLL103-02
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 11/07/00 Page 5
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings
PARAMETERS
SYMBOL
MIN.
MAX.
UNITS
Supply Voltage
V
DD
V
SS
-
0.5
7.0
V
Input Voltage, dc
V
I
V
SS
-
0.5
V
DD
+
0.5
V
Output Voltage, dc
V
O
V
SS
-
0.5
V
DD
+
0.5
V
Storage Temperature
T
S
-65
150
°
C
Ambient Operating Temperature
T
A
0
70
°
C
ESD Voltage
2
KV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the
device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other
conditions above the operational limits noted in this specification is not implied.
2. Operating Conditions
PARAMETERS
SYMBOL
MIN.
MAX.
UNITS
Supply Voltage
V
DD3.3
3.135
3.465
V
Supply Voltage
V
DD2.5
2.375
2.625
V
Input Capacitance
C
IN
5
pF
Output Capacitance
C
OUT
6
pF
3. Electrical Specifications
PARAMETERS
SYMBOL
CONDITIONS
MIN.
TYP.
MAX.
UNITS
Input High Voltage
V
IH
All Inputs except I2C
2.0
V
DD
+0.3
V
Input Low Voltage
V
IL
All inputs except I2C
V
SS
-0.3
0.8
V
Input High Current
I
IH
V
IN
= V
DD
TBM
uA
Input Low Current
I
IL
V
IN
= 0
TBM
uA
Output High
Voltage
V
OH
IOL = -12mA, VDD = 2.375V
1.7
V
Output Low
Voltage
V
OL
IOL = 12mA, VDD = 2.375V
0.6
V
Output High
Current
I
OH
VDD = 2.375V, VOUT=1V
-18
-32
mA
Output Low
Current
I
OL
VDD = 2.375V, VOUT=1.2V
26
35
mA
Note:
TBM: To be measured
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLL1100A | PHASE LOCKED LOOP |
| PLL1456A | PHASE LOCKED LOOP |
| PLL1706 | RS232/EIA562/RS485 Transceivers; Package: PDIP; No of Pins: 24; Temperature Range: -40°C to +85°C |
| PLL1810A | RS232/EIA562/RS485 Transceivers; Package: PDIP; No of Pins: 24; Temperature Range: -40°C to +85°C |
| PLL2001P | Serial-Input Frequency Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLL103-03 | 制造商:PLL 制造商全稱:PLL 功能描述:DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS |
| PLL103-03XC | 制造商:PLL 制造商全稱:PLL 功能描述:DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS |
| PLL103-03XI | 制造商:PLL 制造商全稱:PLL 功能描述:DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS |
| PLL103-03XM | 制造商:PLL 制造商全稱:PLL 功能描述:DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS |
| PLL103-04 | 制造商:PLL 制造商全稱:PLL 功能描述:1-to-4 Clock Distribution Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。