- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370006 > PLL2127X PLL2127X 20MHz ~ 100MHz FSPLL|Data Sheet PDF資料下載
參數(shù)資料
| 型號(hào)： | PLL2127X |
| 英文描述： | PLL2127X 20MHz ~ 100MHz FSPLL|Data Sheet |
| 中文描述： | PLL2127X為20MHz?100MHz的FSPLL |數(shù)據(jù)資料 |
| 文件頁(yè)數(shù)： | 7/10頁(yè) |
| 文件大小： | 150K |
| 代理商： | PLL2127X |
SEC ASIC
50MHz~300MHz FSPLL
ANALOG
PLL2108X
CORE LAYOUT GUIDE
1. The digital power(AVDD12D,AVSS12D) and the analog power(AVDD12A, AVSS12A) must be dedicated
to PLL only and separated. If the dedicated AVDD12D and AVSS12D are not allowed, please consult with
SEC application engineer.
2. The FOUT and FILTER pins must be placed far from the internal signals in order to avoid cross-talk
between the signal lines.
3. The blocks showing a large amount of digital switching current must be located away from the PLL core.
DESIGN CONSIDERATIONS
The following design considerations must be applied:.
1. Jitter is affected by the power noise, substrate noise, etc. It goes up when the noise level increases.
2. A CMOS-level input reference clock is recommend for signal compatibility with the PLL circuit. Other
levels such as TTL may degrade the tolerances.
3. The use of two, or more PLLs requires special design considerations. Please consult with SEC application
engineer for more information.
4. The PLL core should be placed as close as possible to the dedicated loop filter and analog power and
ground pins.
5. It is inadvisable to locate noise-generating signals near the PLL and its I/O cells.
high frequency outputs and high current consuming cells, .
6. Other related I/O signals should be placed near the PLL I/O but do not have any pre-defined placement
restriction
For example, data buses,
7/10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLL2128X | PLL2128X 20MHz ~ 100MHz FSPLL|Data Sheet |
| PLLCORE120 | Phase-Locked Loop |
| PLLCORE170 | 12-Bit Rail-to-Rail Micropower DACs in SO-8; Package: PDIP; No of Pins: 8; Temperature Range: -40°C to +85°C |
| PLLCORE60 | 12-Bit Rail-to-Rail Micropower DACs in SO-8; Package: PDIP; No of Pins: 8; Temperature Range: 0°C to +70°C |
| PLLCORE75 | 12-Bit Rail-to-Rail Micropower DACs in SO-8; Package: PDIP; No of Pins: 8; Temperature Range: -40°C to +85°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLL2128X | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:PLL2128X 20MHz ~ 100MHz FSPLL|Data Sheet |
| PLL-21-Y3-1 | 制造商:Panduit Corp 功能描述: |
| PLL-22-PO-1 | 功能描述:電線鑒定 Laser, Comp Label, Polyolefin, 7.875" W RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類(lèi)型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長(zhǎng)度:1 in |
| PLL-22-PO-1B | 功能描述:電線鑒定 Laser, Comp Label, Polyolefin, 7.875" W RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類(lèi)型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長(zhǎng)度:1 in |
| PLL-22-PO-1G | 功能描述:LABEL LSR POLYFN GRN 7.88 X .50" RoHS:否 類(lèi)別:計(jì)算機(jī)，辦公室 - 元件，配件 >> 標(biāo)簽，標(biāo)記 系列:PAN-CODE™ 標(biāo)準(zhǔn)包裝:1 系列:PANACEA™ 類(lèi)型:標(biāo)簽 標(biāo)簽類(lèi)型:熱敏式 標(biāo)簽尺寸:0.75" x 26.2'（19.1mm x 8.0m） 材質(zhì):聚酯 顏色:透明 適用于相關(guān)產(chǎn)品:熱敏打印機(jī) 包裝:卷 其它名稱(chēng):298-1346 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。