參數(shù)資料
型號: PLSI1016E80LJ
廠商: Lattice Semiconductor Corporation
英文描述: High-Density Programmable Logic
中文描述: 高密度可編程邏輯
文件頁數(shù): 11/15頁
文件大?。?/td> 208K
代理商: PLSI1016E80LJ
11
1996 ISP Encyclopedia
Specifications
ispLSI and pLSI 1016E
ispLSI 1016E Shift Register Layout
E2CMOS Cell Array
High Order Shift Register
Low Order Shift Register
79...
159...
...0
...80
D
A
T
A
D
A
T
A
Data In
(SDI)
SDO
109
.
A
.
0
SDO
SDI
0182B-16
Note: A logic “1” in the Address Shift Register bit position enables the row for programming or verification.
A logic “0” disables it.
相關(guān)PDF資料
PDF描述
PLSI1016E80LJI High-Density Programmable Logic
PLSI1016E80LT44 High-Density Programmable Logic
PLSI1016E80LT44I High-Density Programmable Logic
PLSI1032-60LJ High-Density Programmable Logic
PLSI1032-60LJI KPSE06F14-15PF0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLSI1016E80LJI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic
PLSI1016E80LT44 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic
PLSI1016E80LT44I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic
PLSI1024-50LJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD
PLSI1024-60LH/883 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD