- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368051 > pLSI1032E-125LJ (Lattice Semiconductor Corporation) High-Density Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | pLSI1032E-125LJ |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | High-Density Programmable Logic |
| 中文描述： | 高密度可編程邏輯 |
| 文件頁數(shù)： | 3/16頁 |
| 文件大小： | 212K |
| 代理商： | PLSI1032E-125LJ |
3
Specifications
ispLSI and pLSI 1032E
Absolute Maximum Ratings
1
Supply Voltage V
cc
.................................. -0.5 to +7.0V
Input Voltage Applied........................-2.5 to V
CC
+1.0V
Off-State Output Voltage Applied .....-2.5 to V
CC
+1.0V
Storage Temperature................................ -65 to 150
°
C
Case Temp. with Power Applied .............. -55 to 125
°
C
Max. Junction Temp. (T
J
) with Power Applied ... 150
°
C
1. Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional
operation of the device at these or at any other conditions above those indicated in the operational sections of this specification
is not implied (while programming, follow the programming specifications).
DC Recommended Operating Conditions
T
A
= 0
°
C to + 70
°
C
T
A
= -40
°
C to + 85
°
C
SYMBOL
Table 2-0005/1032E
V
CC
V
IH
V
IL
PARAMETER
Supply Voltage
Input High Voltage
Input Low Voltage
MIN.
MAX.
UNITS
4.75
4.5
2.0
0
5.25
5.5
V
cc
+1
0.8
V
V
V
V
Commercial
Industrial
Capacitance (T
A
=25
o
C, f=1.0 MHz)
Data Retention Specifications
Table 2-0008/1032E
PARAMETER
pLSI Erase/Reprogram Cycles
100
Data Retention
ispLSI Erase/Reprogram Cycles
MINIMUM
20
10000
MAXIMUM
–
–
UNITS
Years
Cycles
–
Cycles
C
SYMBOL
Table 2-0006/1032E
C
PARAMETER
Y0 Clock Capacitance
15
UNITS
pf
TYPICAL
8
TEST CONDITIONS
V = 5.0V, V = 2.0V
1
2
Dedicated Input, I/O, Y1, Y2, Y3, Clock Capacitance
(Commercial/Industrial)
pf
V = 5.0V, V = 2.0V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLSI1032E-100LJ | High-Density Programmable Logic |
| PLSI2032-110LJ | 52Mbps Precision Delay RS485 Fail-Safe Transceivers; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C |
| PLSI2032-110LT44 | Electrically-Erasable Complex PLD |
| PLSI2032-135LJ | 100Mbps RS485 Hot Swapable Quad Drivers; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C |
| PLSI2032-135LT44 | Electrically-Erasable Complex PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLSI1032E70LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI1032E-70LJ | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| PLSI1032E80LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI1032E-80LJ | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| PLSI1032E90LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。