![](http://datasheet.mmic.net.cn/330000/PM7380_datasheet_16444412/PM7380_7.png)
RELEASED
DATA SHEET
PM7380 FREEDM-32P672
ISSUE 5
PMC-1990262
FRAME ENGINE AND DATA LINK MANAGER 32P672
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
vi
LIST OF FIGURES
FIGURE 1 – H-MVIP PROTOCOL ....................................................................38
FIGURE 2 – HDLC FRAME...............................................................................39
FIGURE 3 – CRC GENERATOR.......................................................................39
FIGURE 4 – PARTIAL PACKET BUFFER STRUCTURE..................................45
FIGURE 5 – RECEIVE PACKET DESCRIPTOR...............................................47
FIGURE 6 – RECEIVE PACKET DESCRIPTOR TABLE...................................50
FIGURE 7 – RPDRF AND RPDRR QUEUES ...................................................52
FIGURE 8 – RPDRR QUEUE OPERATION......................................................54
FIGURE 9 – RECEIVE CHANNEL DESCRIPTOR REFERENCE TABLE.........55
FIGURE 10 – GPIC ADDRESS MAP ................................................................62
FIGURE 11 – TRANSMIT DESCRIPTOR..........................................................64
FIGURE 12 – TRANSMIT DESCRIPTOR TABLE .............................................68
FIGURE 13 – TDRR AND TDRF QUEUES.......................................................70
FIGURE 14 – TRANSMIT CHANNEL DESCRIPTOR REFERENCE TABLE ....72
FIGURE 15 – TD LINKING................................................................................75
FIGURE 16 – PARTIAL PACKET BUFFER STRUCTURE................................79
FIGURE 17 – INPUT OBSERVATION CELL (IN_CELL).................................279
FIGURE 18 – OUTPUT CELL (OUT_CELL) ...................................................280
FIGURE 19 – BI-DIRECTIONAL CELL (IO_CELL) .........................................280
FIGURE 20 – LAYOUT OF OUTPUT ENABLE AND BI-DIRECTIONAL CELLS
..............................................................................................................281
FIGURE 21 – BOUNDARY SCAN ARCHITECTURE......................................283
FIGURE 22 – TAP CONTROLLER FINITE STATE MACHINE........................285