
RELEASED
DATA SHEET
PM7380 FREEDM-32P672
ISSUE 5
PMC-1990262
FRAME ENGINE AND DATA LINK MANAGER 32P672
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
15
Pin Name
Type
Pin
No.
Function
on an individual RD[31:3] link and a
maximum data rate of 51.84 Mbit/s on
RD[2:0]. RD[31:0] are sampled on the
rising edge of the corresponding
RCLK[31:0].
RMVCK[0]
RMVCK[1]
RMVCK[2]
RMVCK[3]
Input
P21
H22
A23
C17
The receive MVIP data clock signals
(RMVCK[3:0]) provide the receive data
clock for the 32 links when configured to
operate in 2.048 Mbps H-MVIP mode.
When configured for 2.048 Mbps H-MVIP
operation, the 32 links are partitioned into 4
groups of 8, and each group of 8 links share
a common data clock. RMVCK[0],
RMVCK[1], RMVCK[2] and RMVCK[3]
sample the data on links RD[7:0], RD[15:8],
RD[23:16] and RD[31:24] respectively.
Each RMVCK[n] is nominally a 50% duty
cycle clock with a frequency of 4.096 MHz.
RMVCK[n] is ignored and should be tied low
when no physical link within the associated
logical group of 8 links is configured for
operation in 2.048 Mbps H-MVIP mode.
RFPB[0]
RFPB[1]
RFPB[2]
RFPB[3]
Input
P22
H21
B23
B17
The receive frame pulse signals
(RFPB[3:0]) reference the beginning of each
frame for the 32 links when configured for
operation in 2.048 Mbps H-MVIP mode.
When configured for 2.048 Mbps H-MVIP
operation, the 32 links are partitioned into 4
groups of 8, and each group of 8 links share
a common frame pulse. RFPB[0], RFPB[1],
RFPB[2] and RFPB[3] reference the
beginning of a frame on links RD[7:0],
RD[15:8], RD[23:16] and RD[31:24]
respectively.
When configured for operation in 2.048
Mbps H-MVIP mode, RFPB[n] is sampled
on the falling edge of RMVCK[n].
Otherwise, RFPB[n] is ignored and should
be tied low.