- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368094 > PPC405CR-3BC200CZ (APPLIEDMICRO INC) PowerPC 405CR Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | PPC405CR-3BC200CZ |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PowerPC 405CR Embedded Processor |
| 中文描述： | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA316 |
| 封裝： | 27 X 27 MM, PLASTIC, EBGA-316 |
| 文件頁數(shù)： | 22/42頁 |
| 文件大?。?/td> | 446K |
| 代理商： | PPC405CR-3BC200CZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
PPC405CR – PowerPC 405CR Embedded Processor
22
AMCC
Revision 1.02 – January 11, 2005
Data Sheet
If your system-level test methodology permits, input-only signals can be connected together and terminated
through either a common resistor or directly to +3.3V or GND. When a resistor is used, its value must ensure that
the grouped I/Os reach a valid logic zero or logic one state when accounting for the total input current into the
PPC405CR.
Unused I/Os
Strapping of some pins may be necessary when they are unused. Although the PPC405CR requires only the pull-
up and pull-down terminations as specified in the “Signal Functional Description” on page 23, good design practice
is to terminate all unused inputs or to configure I/Os such that they always drive. If unused, the peripheral and
SDRAM buses should be configured and terminated as follows:
Peripheral interface—PerAddr0:31, PerData0:31, and all of the control signals are driven by default. Termi-
nate PerReady high and PerError low.
SDRAM—Program SDRAM0_CFG[EMDULR]=1 and SDRAM0_CFG[DCE]=1. This causes the PPC405CR
to actively drive all of the SDRAM address, data, and control signals.
External Bus Control Signals
All peripheral bus control signals (PerCS0:7, PerR/W, PerWBE0:3, PerOE, PerWE, PerBLast, HoldAck, ExtAck)
are set to the high-impedance state when ExtReset=0. In addition, as detailed in the
PowerPC 405CR Embedded
Processor User’s Manual
, the peripheral bus controller can be programmed via EBC0_CFG to float some of these
control signals between transactions and/or when an external master owns the peripheral bus. As a result, a pull-
up resistor should be added to those control signals where an undriven state may affect any devices receiving that
particular signal.
The following table lists all of the I/O signals provided by the PPC405CR. Please refer to “Signals Listed Alphabet-
ically” on page 11 for the pin number to which each signal is assigned.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC405CR-3BC266C | PowerPC 405CR Embedded Processor |
| PPC405CR-3BC266CZ | PowerPC 405CR Embedded Processor |
| PPC405CR-3KC133C | PowerPC 405CR Embedded Processor |
| PPC405CR-3KC133CZ | PowerPC 405CR Embedded Processor |
| PPC405CR-3KC200C | PowerPC 405CR Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC405CR-3BC266C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 405CR Embedded Processor |
| PPC405CR-3BC266CZ | 制造商:AppliedMicro 功能描述:MPU 405CR RISC 32BIT 0.25UM 266MHZ 3.3V 316PIN EBGA - Tape and Reel |
| PPC405CR-3KC133C | 制造商:AppliedMicro 功能描述:MPU 405CR RISC 32-Bit 0.25um 133MHz 3.3V 316-Pin EBGA Tray |
| PPC405CR-3KC133CZ | 制造商:AppliedMicro 功能描述:MPU 405CR RISC 32-Bit 0.25um 133MHz 3.3V 316-Pin EBGA T/R 制造商:AppliedMicro 功能描述:MPU 405CR RISC 32BIT 0.25UM 133MHZ 3.3V 316PIN EBGA - Tape and Reel |
| PPC405CR-3KC200C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 405CR Embedded Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。