- 您現(xiàn)在的位置：買賣IC網 > PDF目錄368094 > PPC405CR-3KC200CZ (APPLIEDMICRO INC) PowerPC 405CR Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | PPC405CR-3KC200CZ |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PowerPC 405CR Embedded Processor |
| 中文描述： | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA316 |
| 封裝： | 27 X 27 MM, LEAD FREE, PLASTIC, EBGA-316 |
| 文件頁數(shù)： | 7/42頁 |
| 文件大小： | 446K |
| 代理商： | PPC405CR-3KC200CZ |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
PPC405CR – PowerPC 405CR Embedded Processor
Revision 1.02 – January 11, 2005
Data Sheet
AMCC
7
SDRAM Memory Controller
The PPC405CR Memory Controller core provides a low latency access path to SDRAM memory. A variety of sys-
tem memory configurations are supported. The memory controller supports up to four logical banks. Up to 256MB
per bank are supported, up to a maximum of 1GB. Memory timings, address and bank sizes, and memory
addressing modes are programmable.
Features include:
11x8 to 13x11 addressing for SDRAM (2- and 4-bank)
32-bit memory interface support
Programmable address compare for each bank of memory
Industry standard 168-pin DIMMS are supported (some configurations)
4MB to 256MB per bank
Programmable address mapping and timing
Auto refresh
Page mode accesses with up to 4 open pages
Power Management (self-refresh)
Error Checking and Correction (ECC) support
- Standard SEC/DED coverage
- Aligned nibble error detect
- Address error logging
External Peripheral Bus Controller (EBC)
Supports eight banks of ROM, EPROM, SRAM, Flash memory, or slave peripheral I/O
Up to 66MHz operation
Burst and non-burst devices
8-, 16-, 32-bit byte-addressable data bus width support
Programmable 2K clock time-out counter with disable for Ready
Programmable access timing per device
- 0–255 wait states for non-burst devices
- 0–31 burst wait states for first access and up to 7 wait states for subsequent accesses
- Programmable CSon, CSoff relative to address
- Programmable OEon, WEon, WEoff (0 to 3 clock cycles) relative to CS
Programmable address mapping
Peripheral device pacing with external “Ready”
External master interface
- Write posting from external master
- Read prefetching on PLB for external master reads
- Bursting capable from external master
- Allows external master access to all non-EBC PLB slaves
- External master can control EBC slaves for own access and control
DMA Controller
Supports the following transfers:
- Memory-to-memory transfers
- Buffered peripheral to memory transfers
相關PDF資料 |
PDF描述 |
|---|---|
| PPC405CR-3KC266C | PowerPC 405CR Embedded Processor |
| PPC405EP | PowerPC 405EP Embedded Processor |
| PPC405EP-3GB133C | PowerPC 405EP Embedded Processor |
| PPC405EP-3GB133CZ | PowerPC 405EP Embedded Processor |
| PPC405EP-3GB200C | PowerPC 405EP Embedded Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PPC405CR-3KC266C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 405CR Embedded Processor |
| PPC405CR-3KC266CZ | 制造商:AppliedMicro 功能描述:MPU 405CR RISC 32BIT 0.25UM 266MHZ 3.3V 316PIN EBGA - Tape and Reel |
| PPC405EP | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 405EP Embedded Processor |
| PPC405EP-3GB133C | 制造商:AppliedMicro 功能描述:MPU 405EP RISC 32-Bit 0.18um 133MHz 3.3V 385-Pin EBGA Tray 制造商:AMCC 功能描述:MPU 405EP RISC 32BIT 0.18UM 133MHZ 3.3V 385PIN EBGA - Trays 制造商:AMCC 功能描述:AMCPPC405EP-3GB133C ELVIS ASSP 7SF 385EP 制造商:Applied Micro Circuits Corporation 功能描述:MPU 405EP RISC 32-Bit 0.18um 133MHz 3.3V 385-Pin EBGA Tray |
| PPC405EP-3GB133CZ | 制造商:AppliedMicro 功能描述:MPU 405EP RISC 32-Bit 0.18um 133MHz 3.3V 385-Pin EBGA T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復。