- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368145 > PSD303R Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD303R |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備（可編程邏輯，無(wú)的SRAM，19余個(gè)可編程輸入/輸出，通用PLD的有16個(gè)輸入） |
| 文件頁(yè)數(shù)： | 32/127頁(yè) |
| 文件大?。?/td> | 682K |
| 代理商： | PSD303R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
PSD3XX Famly
2-32
Security Mode in the PSD3XX locks the contents of the PAD A , PAD B and all the
configuration bits. The EPROM, SRAM, and I/O contents can be accessed only through
the PAD. The Security Mode can be set by the PSD Development or Programming
software. In window packages, the mode is erasable through UV full part erasure. In the
security mode, the PSD3XX contents cannot be copied on a programmer.
Symbol
Parameter
Condition
CERDIP
PLASTIC
With Respect to GND
Min
– 65
– 65
– 0.6
Max
+ 150
+ 125
+ 7
Unit
°C
°C
V
T
STG
Storage Temperature
Voltage on any Pin
Programming
Supply Voltage
V
PP
With Respect to GND
– 0.6
+ 14
V
V
CC
Supply Voltage
With Respect to GND
– 0.6
>
2000
+ 7
V
ESD Protection
V
Range
Temperature
V
CC
V
CC
Tolerance
Commercial
Industrial
Military
0° C to +70°C
–40° C to +85°C
–55° C to +125°C
+ 5 V
+ 5 V
+ 5 V
± 10%
± 10%
± 10%
Symbol
Parameter
Conditions
Min
Typ
Max Unit
V
CC
Supply Voltage
All Speeds
4.5
5
5.5
V
V
CC
Supply Voltage
PSD3XXL Versions Only,
All Speeds
3.0
3.3
5.5
V
The EPROM power consumption in the PSD is controlled by bit 3 in the PMMR0 – EPROM
CMiser. Upon reset the CMiser bit is OFF. This will cause the EPROM to be ON at all times
as long as CSI is enabled (low). The reason this mode is provided is to reduce the access
time of the EPROM by 10 ns relative to the low power condition when CMiser is ON.
If CSI is disabled (high) the EPROM will be deselected and will enter standby mode (OFF)
overriding the state of the CMiser.
If CMiser is set (ON) then the EPROM will enter the standby mode when not selected.
This condition can take place when CSI is high or when CSI is low and the EPROM is not
accessed. For example, if the MCU is accessing the SRAM, the EPROM will be
deselected and will be in low power mode.
An additional advantage of the CMiser is achieved when the PSD is configured in the by 8
mode (8 bit data bus). In this case an additional power savings is achieved in the EPROM
(and also in the SRAM) by turning off 1/2 of the array even when the EPROM is accessed
(the array is divided internally into odd and even arrays).
The power consumption for the different EPROM modes is given in the DC Characteristics
table under I
CC
(DC) EPROM Adder.
Security
Mode
EPROM
Absolute
Maximum
Ratings
26
Operating
Range
Recommended
Operating
Conditions
NOTE:
26.Stresses above those listed under Absolute Maximum Ratings may cause permanent
damage to the device. This is a stress rating only and functional operation of the device at
these or any other conditions above those indicated in the operational sections of this
specification is not implied. Exposure to Absolute Maximum Rating conditions for
extended periods of time may affect device reliability.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD304RL | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD312L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,4位頁(yè)寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD312R | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,4位頁(yè)寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD313L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD314RL | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD303R-15J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD303R-15JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD303R-15JM | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD303R-20J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD303R-20JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。