- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368145 > PSD303R Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD303R |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備（可編程邏輯，無(wú)的SRAM，19余個(gè)可編程輸入/輸出，通用PLD的有16個(gè)輸入） |
| 文件頁(yè)數(shù)： | 9/127頁(yè) |
| 文件大?。?/td> | 682K |
| 代理商： | PSD303R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
PSD3XX Famly
2-9
Operating
Modes
The PSD3XX’s four operating modes enable it to interface directly to 8- and 16-bit
microcontrollers with multiplexed and non-multiplexed address/data buses. These operating
modes are:
J
Multiplexed 8-bit address/data bus
J
Multiplexed 16-bit address/data bus (PSD30X)
J
Non-multiplexed address/data, 8-bit data bus
J
Non-multiplexed 16-bit address/data bus (PSD30X)
Multiplexed 8-bit Address/Data Bus
This mode is used to interface to microcontrollers with an 8-bit data bus and a 16-bit or
larger address bus. The address/data bus (AD0/A0–AD7/A7) is bi-directional and permits
the latching of the address when the ALE signal is active. On the same pins, the data is
read from or written to the device; this depends on the state of the RD/E or RD/E/DS pin,
BHE/PSEN or PSEN pin and WR/V
PP
or R/W pins. The high-order address/data bus
(AD8/A8–AD15/A15) contains the high-order address bus byte. Ports A and B can be
configured as in Table 2.
Multiplexed 16-bit Address/Data Bus
This mode is used to interface to microcontrollers with a 16-bit data bus and a 16-bit or
larger address bus. The low-order address/data bus (AD0/A0–AD7/A7) is bi-directional
and permits the latching of the address when the ALE signal is active. On the same
pins, the data is read from or written to the device; this depends on the state of the
RD/E/DS, BHE/PSEN, and WR/V
PP
or R/W pins. The high-order address/data bus
(AD8/A8–AD15/A15) is bi-directional and permits latching of the high-order address when
the ALE signal is active on the same pins. The high-order data bus is read from or written to
the device, depending on the state of the RD/E/DS, BHE/PSEN, and WR/V
PP
or R/W pins.
Ports A and B can be configured as in Table 2.
Non-Multiplexed Address/Data, 8-bit Data Bus
This mode is used to interface to non-multiplexed 8-bit microcontrollers with an 8-bit data
bus and a 16-bit or larger address bus. The low-order address/data bus (AD0/A0–AD7/A7)
is the low-order address input bus. The high-order address/data bus (AD8/A8–AD15/A15)
(A8–A15 on the PSD31X) is the high-order address bus byte. Port A is the low-order data
bus. Port B can be configured as shown in Table 2.
Non-Multiplexed Address/Data, 16-bit Data Bus
This mode is used to interface to non-multiplexed 16-bit microcontrollers with a 16-bit data
bus and a 16-bit or larger address bus. The low-order address/data bus (AD0/A0–AD7/A7)
is the low-order address input bus. The high-order address/data bus (AD8/A8–AD15/A15) is
the high-order address bus byte. Port A is the low-order data bus. Port B is the high-order
data bus.
Table 2 summarizes the effect of the different operating modes on ports A, B, and the
address/data pins. The configuration of Port C is independent of the four operating modes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD304RL | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD312L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,4位頁(yè)寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD312R | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,4位頁(yè)寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD313L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD314RL | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD303R-15J | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD303R-15JI | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD303R-15JM | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD303R-20J | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD303R-20JI | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。