- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368149 > PSD402A1-15J Hi-Rel Adjustable Voltage 3-Terminal Positive Regulator; Qualified Part Number similar to OM1321NKM PDF資料下載
參數(shù)資料
| 型號： | PSD402A1-15J |
| 英文描述： | Hi-Rel Adjustable Voltage 3-Terminal Positive Regulator; Qualified Part Number similar to OM1321NKM |
| 中文描述： | 現(xiàn)場可編程外圍 |
| 文件頁數(shù)： | 65/123頁 |
| 文件大小： | 657K |
| 代理商： | PSD402A1-15J |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
PSD4XX Famly
62
9.4.4 Memory Select Map For 8031 Application
The 8031 family of microcontrollers has separate code memory space and data memory
space. This feature requires a different Memory Select Map. Two modes of operation are
provided for 8031 applications. The selection of the modes is specified in the PSD4XX
PSDsoft Software (PSDconfiguration):
J
Separate Space Mode
In this mode, the PSEN signal is used to access code from EPROM, and the RD
signal is used to access data from SRAM. The code memory space is separated from
the data memory space.
J
Combined Space Mode
In this mode, the EPROM can be accessed by PSEN or RD. The EPROM is used for
code and data storage. The memory block's address space cannot overlap.
If data and code memory blocks must overlap each other, the RD signal can be included as
an additional address input in generating the EPROM chip select signals (ES0 – ES3). In
this case the EPROM access time is from the RD valid to data valid. Figures 32a and 32b
show the memory configuration in the two modes.
In some applications it is desirable to execute program codes in SRAM. The PSD4XX
provides this option by enabling PSEN to access SRAM. To activate this option, the
SRCODE bit of the VM Register must be set to “1” (see Table 17). SRAM space can
overlap EPROM space and has priority when PSEN is used.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
*
*
*
*
*
*
SRCODE
PIO
1 = ON
1 = ON
*
= Reserved for future use, bits set to zero.
Table 17. VM Register
The PSD4XX
Architecture
(cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD402A1-15JI | Hi-Rel Adjustable Voltage 3-Terminal Negative Regulator; Qualified Part Number similar to OM1323N2M |
| PSD402A1-15LI | Hi-Rel Adjustable Voltage 3-Terminal Negative Regulator; Qualified Part Number similar to OM1325SMM |
| PSD402A1-15U | Hi-Rel Adjustable Voltage 3-Terminal Negative Regulator; Qualified Part Number similar to OM1322SMM |
| PSD402A1-15UI | Hi-Rel Adjustable Voltage 3-Terminal Negative Regulator; A OM1322SMM with Standard Packaging |
| PSD402A1-20J | Field-Programmable Peripheral |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD402A1-15JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A1-15LI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A1-15U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A1-15UI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A1-20J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。