- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368149 > PSD403A1-70U -30V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a Low-Ohmic TO-257AA package; A IRHYB597Z30CM with Standard Packaging PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD403A1-70U |
| 英文描述： | -30V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a Low-Ohmic TO-257AA package; A IRHYB597Z30CM with Standard Packaging |
| 中文描述： | 現(xiàn)場(chǎng)可編程外圍 |
| 文件頁(yè)數(shù)： | 5/123頁(yè) |
| 文件大小： | 657K |
| 代理商： | PSD403A1-70U |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)
PSD4XX Famly
2
1.0
Introduction
(cont.)
The PSD4XX has 40 I/O pins that are divided among 5 ports. Each I/O pin can be
individually configured to provide many functions, including the following:
MCU I/O
GPLD I/O
Latched address output (for MCUs with multiplexed data bus)
Data bus (for MCUs with non-multiplexed data bus).
The PSD4XX can easily interface with virtually any 8- or 16-bit microcontroller with a
multiplexed or non-multiplexed bus. All of the MCU control signals are connected to the
ZPLDs, enabling the user to generate signals for external devices.
The PSD4XX provides between 256 Kbits and 1 Mbit of EPROM that is divided in to four
equal-sized blocks. Each block can occupy a different address location, allowing for
versatile address mapping. The access time of the EPROM includes the address latching
and DPLD decoding.
The PSD4XX has an optional 16 Kbit SRAM that can be battery-backed by connecting a
battery to the Vstby pin. The battery will protect the contents of the SRAM in the event of a
power failure. Therefore, you can place data in the SRAM that you want to keep after the
power is switched off. Power switchover to the battery automatically occurs when V
CC
drops
below V
stby
.
A four-bit Page Register enables easy access to the I/O section, EPROM, and SRAM for
microcontrollers with limited address space. The Page Register outputs are connected to
both ZPLDs and thus can also be used for external paging schemes.
The Power Management Unit (PMU) of the PSD4XX enables the user to control the
power consumption on selected functional blocks, based on system requirements.
For microcontrollers that do not generate a chip select input for the PSD, the Automatic
Power-Down (APD) unit of the PMU can be setup to enable the PSD to enter Power Down
Mode or Sleep Mode, based on the inactivity of ALE (or AS).
Implementing your design has never been easier than with PSDsoft—
ST
’s software
development suite. Using PSDsoft, you can do the following:
Configure your PSD4XX to work with virtually any microcontroller
Specify what you want implemented in the programmable logic using a design file
Simulate your design
Download your design to the part using a programmer.
2.0
Key Features
J
Single-chip programmable peripheral for microcontroller-based applications
J
256K to 1 Mbit of UV EPROM with the following features:
Configurable as 32, 64, or 128 K x 8; or as 16, 32, or 64 K x 16
Divided into four equally-sized mappable blocks for optimized address mapping
As fast as 70 ns access time, which includes address decoding
Built-in Zero-power technology
J
16 Kbit SRAM is configurable as 2K x 8 or 1K x 16. The access time can be as
quick as 70 ns, including address decoding. The contents of the SRAM can be
battery-backed by connecting a battery to the Vstby pin. The SRAM also has built-in
Zero-power technology.
J
40 I/O pins (divided into five 8-bit ports) that can be individually configured for:
Standard MCU I/O
PLD/macrocell I/O
Latched address output
High-order address inputs
Special function I/O
Open-drain output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD403A1-90J | 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-2 package. Also available in 300kRad.; A IRHNA67160 with Standard Packaging |
| PSD403A1-90U | 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a Low-Ohmic TO-257AA package. Also available with Total Dose Rating of 300kRads.; A IRHYS67230CM with Standard Packaging |
| PSD403A2 | 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a 18-pin LCC package; Similar to IRHE7230 with optional Total Dose Rating of 300kRads |
| PSD403A2-12J | 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a 18-pin LCC package; A IRHE7230 with Standard Packaging |
| PSD403A2-12JI | 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a 18-pin LCC package; Similar to IRHE7230 with optional Total Dose Rating of 1000kRads |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD403A1-90J | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
| PSD403A1-90U | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
| PSD403A1-C-15J | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD403A1-C-15L | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD403A1-C-15U | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。